TRS Stand certi 70678 pair #381728448

loading
details
property value
status complete
benchmark LISTUTILITIES_complete-noand_Z.xml
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
execution host n004.star.cs.uiowa.edu
space Transformed_CSR_04
run statistics
property value
solver ttt2-1.17+nonreach
configuration ttt2-1.17+nonreach-cert
runtime (wallclock) 42.5776889324 seconds
cpu usage 147.756179838
max memory 3.279331328E9
stage attributes
key value
starexec-result MAYBE
loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to TRS Stand certi 70678