Integ Trans Syste 27634 pair #381736893

loading
details
property value
status complete
benchmark svdcmp.c.i.svdcmp.pl.t2.fixed.t2.smt2
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
execution host n105.star.cs.uiowa.edu
space From_T2
run statistics
property value
solver VeryMax-termCOMP17
configuration termcomp17
runtime (wallclock) 206.174646854 seconds
cpu usage 269.194795
max memory 1.37547776E9
stage attributes
key value
output-size 252
starexec-result MAYBE
loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to Integ Trans Syste 27634