Integ Trans Syste 27634 pair #381737698

loading
details
property value
status complete
benchmark CyclicAnalysis.jar-obl-10.smt2
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
execution host n094.star.cs.uiowa.edu
space From_AProVE_2014
run statistics
property value
solver VeryMax-termCOMP17
configuration termcomp17
runtime (wallclock) 0.0861880779266 seconds
cpu usage 0.082311829
max memory 7233536.0
stage attributes
key value
output-size 11353
starexec-result YES
loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to Integ Trans Syste 27634