Integ Trans Syste 27634 pair #381737912

loading
details
property value
status complete
benchmark Velroyen08-complInterv.jar-obl-8.smt2
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
execution host n016.star.cs.uiowa.edu
space From_AProVE_2014
run statistics
property value
solver Ctrl
configuration Transition
runtime (wallclock) 0.355087995529 seconds
cpu usage 0.35564962
max memory 9957376.0
stage attributes
key value
output-size 1267
starexec-result MAYBE
loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to Integ Trans Syste 27634