Integ Trans Syste 27634 pair #381737995

loading
details
property value
status timeout (wallclock)
benchmark fast_poll.t2_fixed.smt2
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
space From_T2
run statistics
property value
solver Ctrl
configuration Transition
runtime (wallclock) 301.005953074 seconds
cpu usage 368.299806289
max memory 4.2856448E7
stage attributes

unavailable

loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to Integ Trans Syste 27634