Integ Trans Syste 27634 pair #381738357

loading
details
property value
status complete
benchmark weakness.t2.smt2
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
execution host n016.star.cs.uiowa.edu
space From_T2
run statistics
property value
solver VeryMax-termCOMP17
configuration termcomp17
runtime (wallclock) 1.07505297661 seconds
cpu usage 3.141701106
max memory 1.83259136E8
stage attributes
key value
output-size 4125
starexec-result YES
loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to Integ Trans Syste 27634