Integ Trans Syste 27634 pair #381738475

loading
details
property value
status complete
benchmark rewrite.t2.smt2
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
execution host n025.star.cs.uiowa.edu
space From_T2
run statistics
property value
solver Ctrl
configuration Transition
runtime (wallclock) 0.579462051392 seconds
cpu usage 0.60215449
max memory 1.1309056E7
stage attributes
key value
output-size 1461
starexec-result MAYBE
loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to Integ Trans Syste 27634