Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
Integ Trans Syste 27634 pair #381738496
details
property
value
status
complete
benchmark
ListReverseAcyclicList.jar-obl-9.smt2
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n094.star.cs.uiowa.edu
space
From_AProVE_2014
run statistics
property
value
solver
VeryMax-termCOMP17
configuration
termcomp17
runtime (wallclock)
0.0348370075226 seconds
cpu usage
0.031180921
max memory
4227072.0
stage attributes
key
value
output-size
3938
starexec-result
YES
output
/export/starexec/sandbox2/solver/bin/starexec_run_termcomp17 /export/starexec/sandbox2/benchmark/theBenchmark.smt2 /export/starexec/sandbox2/output/output_files -------------------------------------------------------------------------------- YES Solver Timeout: 4 Global Timeout: 300 Maximum number of concurrent processes: 900 No parsing errors! Init Location: 0 Transitions: <l0, l4, true> <l1, l2, (arg2 > 0) /\ (undef3 > ~(1)) /\ ((undef1 + 1) <= arg1) /\ (arg1 > 0) /\ (undef1 > ~(1)), par{arg1 -> undef1, arg2 -> (undef3 - 1)}> <l2, l3, (undef4 <= arg1) /\ (arg2 < 1) /\ (arg1 > ~(1)) /\ (undef4 > ~(1)), par{arg1 -> undef4, arg2 -> undef5}> <l2, l2, ((undef6 - 2) <= arg1) /\ (arg2 > 0) /\ (arg1 > ~(1)) /\ (undef6 > 0), par{arg1 -> undef6, arg2 -> (arg2 - 1)}> <l3, l3, ((undef8 + 1) <= arg1) /\ (arg1 > 0) /\ (undef8 > ~(1)), par{arg1 -> undef8, arg2 -> undef9}> <l4, l1, true, par{arg1 -> undef10, arg2 -> undef11}> Fresh variables: undef1, undef3, undef4, undef5, undef6, undef8, undef9, undef10, undef11, Undef variables: undef1, undef3, undef4, undef5, undef6, undef8, undef9, undef10, undef11, Abstraction variables: Exit nodes: Accepting locations: Asserts: Preprocessed LLVMGraph Init Location: 0 Transitions: <l0, l2, (arg1 = undef1) /\ (arg2 = (undef3 - 1)) /\ (undef11 > 0) /\ (undef3 > ~(1)) /\ ((undef1 + 1) <= undef10) /\ (undef10 > 0) /\ (undef1 > ~(1))> <l2, l3, (undef4 <= arg1) /\ (arg2 < 1) /\ (arg1 > ~(1)) /\ (undef4 > ~(1)), par{arg1 -> undef4, arg2 -> undef5}> <l2, l2, ((undef6 - 2) <= arg1) /\ (arg2 > 0) /\ (arg1 > ~(1)) /\ (undef6 > 0), par{arg1 -> undef6, arg2 -> (arg2 - 1)}> <l3, l3, ((undef8 + 1) <= arg1) /\ (arg1 > 0) /\ (undef8 > ~(1)), par{arg1 -> undef8, arg2 -> undef9}> Fresh variables: undef1, undef3, undef4, undef5, undef6, undef8, undef9, undef10, undef11, Undef variables: undef1, undef3, undef4, undef5, undef6, undef8, undef9, undef10, undef11, Abstraction variables: Exit nodes: Accepting locations: Asserts: ************************************************************* ******************************************************************************************* *********************** WORKING TRANSITION SYSTEM (DAG) *********************** ******************************************************************************************* Init Location: 0 Graph 0: Transitions: Variables: Graph 1: Transitions: <l2, l2, 0 <= arg1 /\ 1 <= arg2 /\ 1 <= undef6 /\ undef6 <= 2 + arg1, {arg1 -> undef6, arg2 -> -1 + arg2, rest remain the same}> Variables: arg1, arg2 Graph 2: Transitions: <l3, l3, 0 <= undef8 /\ 1 <= arg1 /\ 1 + undef8 <= arg1, {arg1 -> undef8, arg2 -> undef9, rest remain the same}> Variables: arg1, arg2 Precedence: Graph 0 Graph 1 <l0, l2, 0 <= undef1 /\ 0 <= undef3 /\ 1 + undef1 <= undef10 /\ 1 <= undef10 /\ 1 <= undef11 /\ arg1 = undef1 /\ 1 + arg2 = undef3, {all remain the same}> Graph 2 <l2, l3, 0 <= arg1 /\ undef4 <= arg1 /\ arg2 <= 0 /\ 0 <= undef4, {arg1 -> undef4, arg2 -> undef5, rest remain the same}> Map Locations to Subgraph: ( 0 , 0 ) ( 2 , 1 ) ( 3 , 2 ) ******************************************************************************************* ******************************** CHECKING ASSERTIONS ******************************** ******************************************************************************************* Proving termination of subgraph 0 Proving termination of subgraph 1 Checking unfeasibility...
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to Integ Trans Syste 27634