Integ Trans Syste 27634 pair #381738860

loading
details
property value
status complete
benchmark Velroyen08-whileBreak.jar-obl-8.smt2
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
execution host n071.star.cs.uiowa.edu
space From_AProVE_2014
run statistics
property value
solver Ctrl
configuration Transition
runtime (wallclock) 4.90945291519 seconds
cpu usage 5.221765956
max memory 2.5489408E7
stage attributes
key value
output-size 1873
starexec-result MAYBE
loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to Integ Trans Syste 27634