Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
Integ Trans Syste 27634 pair #381739060
details
property
value
status
complete
benchmark
AProVE12-cyclic-Length.jar-obl-9.smt2
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n029.star.cs.uiowa.edu
space
From_AProVE_2014
run statistics
property
value
solver
VeryMax-termCOMP17
configuration
termcomp17
runtime (wallclock)
0.0742001533508 seconds
cpu usage
0.150578396
max memory
3.7441536E7
stage attributes
key
value
output-size
5389
starexec-result
YES
output
/export/starexec/sandbox2/solver/bin/starexec_run_termcomp17 /export/starexec/sandbox2/benchmark/theBenchmark.smt2 /export/starexec/sandbox2/output/output_files -------------------------------------------------------------------------------- YES Solver Timeout: 4 Global Timeout: 300 Maximum number of concurrent processes: 900 No parsing errors! Init Location: 0 Transitions: <l0, l4, true> <l1, l2, (arg1 > 0) /\ (arg2 > ~(1)), par{arg1 -> (arg2 - 1), arg3 -> 0}> <l2, l2, (arg2 > 0) /\ (arg3 > 0), par{arg1 -> (arg1 - 1), arg2 -> arg1, arg3 -> undef6}> <l2, l2, (arg2 > 0), par{arg1 -> (arg1 - 1), arg2 -> arg1, arg3 -> 1}> <l2, l3, (arg2 < 1) /\ (undef10 > 0), par{arg1 -> undef10, arg2 -> undef11, arg3 -> undef12}> <l3, l3, ((undef13 + 1) <= arg1) /\ (arg1 > 0) /\ (undef13 > ~(1)), par{arg1 -> undef13, arg2 -> undef14, arg3 -> undef15}> <l4, l1, true, par{arg1 -> undef16, arg2 -> undef17, arg3 -> undef18}> Fresh variables: undef6, undef10, undef11, undef12, undef13, undef14, undef15, undef16, undef17, undef18, Undef variables: undef6, undef10, undef11, undef12, undef13, undef14, undef15, undef16, undef17, undef18, Abstraction variables: Exit nodes: Accepting locations: Asserts: Preprocessed LLVMGraph Init Location: 0 Transitions: <l0, l2, (arg1 = (undef17 - 1)) /\ (arg2 = undef17) /\ (arg3 = 0) /\ (undef16 > 0) /\ (undef17 > ~(1))> <l2, l2, (arg2 > 0) /\ (arg3 > 0), par{arg1 -> (arg1 - 1), arg2 -> arg1, arg3 -> undef6}> <l2, l2, (arg2 > 0), par{arg1 -> (arg1 - 1), arg2 -> arg1, arg3 -> 1}> <l2, l3, (arg2 < 1) /\ (undef10 > 0), par{arg1 -> undef10, arg2 -> undef11, arg3 -> undef12}> <l3, l3, ((undef13 + 1) <= arg1) /\ (arg1 > 0) /\ (undef13 > ~(1)), par{arg1 -> undef13, arg2 -> undef14, arg3 -> undef15}> Fresh variables: undef6, undef10, undef11, undef12, undef13, undef14, undef15, undef16, undef17, undef18, Undef variables: undef6, undef10, undef11, undef12, undef13, undef14, undef15, undef16, undef17, undef18, Abstraction variables: Exit nodes: Accepting locations: Asserts: ************************************************************* ******************************************************************************************* *********************** WORKING TRANSITION SYSTEM (DAG) *********************** ******************************************************************************************* Init Location: 0 Graph 0: Transitions: Variables: Graph 1: Transitions: <l2, l2, 1 <= arg2 /\ 1 <= arg3, {arg1 -> -1 + arg1, arg2 -> arg1, arg3 -> undef6, rest remain the same}> <l2, l2, 1 <= arg2, {arg1 -> -1 + arg1, arg2 -> arg1, arg3 -> 1, rest remain the same}> Variables: arg1, arg2, arg3 Graph 2: Transitions: <l3, l3, 0 <= undef13 /\ 1 <= arg1 /\ 1 + undef13 <= arg1, {arg1 -> undef13, arg2 -> undef14, arg3 -> undef15, rest remain the same}> Variables: arg1, arg2, arg3 Precedence: Graph 0 Graph 1 <l0, l2, 0 <= undef17 /\ 1 <= undef16 /\ arg2 = undef17 /\ arg3 = 0 /\ 1 + arg1 = undef17, {all remain the same}> Graph 2 <l2, l3, arg2 <= 0 /\ 1 <= undef10, {arg1 -> undef10, arg2 -> undef11, arg3 -> undef12, rest remain the same}> Map Locations to Subgraph: ( 0 , 0 ) ( 2 , 1 ) ( 3 , 2 ) ******************************************************************************************* ******************************** CHECKING ASSERTIONS ******************************** *******************************************************************************************
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to Integ Trans Syste 27634