Integ Trans Syste 27634 pair #381739321

loading
details
property value
status complete
benchmark zlib-crc32.c.t2.smt2
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
execution host n020.star.cs.uiowa.edu
space From_T2
run statistics
property value
solver Ctrl
configuration Transition
runtime (wallclock) 43.4005329609 seconds
cpu usage 45.523479999
max memory 3.5381248E7
stage attributes
key value
output-size 29571
starexec-result MAYBE
loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to Integ Trans Syste 27634