Integ Trans Syste 27634 pair #381739402

loading
details
property value
status complete
benchmark e-smagill-fail.t2.smt2
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
execution host n016.star.cs.uiowa.edu
space From_T2
run statistics
property value
solver Ctrl
configuration Transition
runtime (wallclock) 6.18745779991 seconds
cpu usage 6.565832256
max memory 2.3945216E7
stage attributes
key value
output-size 5160
starexec-result MAYBE
loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to Integ Trans Syste 27634