Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
Integ Trans Syste 27634 pair #381739496
details
property
value
status
complete
benchmark
7.t2.smt2
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n022.star.cs.uiowa.edu
space
From_T2
run statistics
property
value
solver
VeryMax-termCOMP17
configuration
termcomp17
runtime (wallclock)
4.17613005638 seconds
cpu usage
5.196609997
max memory
2.89472512E8
stage attributes
key
value
output-size
2960
starexec-result
NO
output
/export/starexec/sandbox2/solver/bin/starexec_run_termcomp17 /export/starexec/sandbox2/benchmark/theBenchmark.smt2 /export/starexec/sandbox2/output/output_files -------------------------------------------------------------------------------- NO Solver Timeout: 4 Global Timeout: 300 Maximum number of concurrent processes: 900 No parsing errors! Init Location: 0 Transitions: <l0, l5, true> <l1, l2, ((1 + v^0) <= (0 + v_next^0))> <l1, l3, true> <l3, l1, (undef9 = undef9) /\ (undef10 = (0 + undef9)), par{pre_v^0 -> (0 + v^0), v^0 -> (1 + undef10), v_next^0 -> undef9}> <l4, l3, true> <l5, l4, true> Fresh variables: undef9, undef10, Undef variables: undef9, undef10, Abstraction variables: Exit nodes: Accepting locations: Asserts: Preprocessed LLVMGraph Init Location: 0 Transitions: <l0, l3, true> <l3, l3, (undef9 = undef9) /\ (undef10 = (0 + undef9)), par{v^0 -> (1 + undef10)}> Fresh variables: undef9, undef10, Undef variables: undef9, undef10, Abstraction variables: Exit nodes: Accepting locations: Asserts: ************************************************************* ******************************************************************************************* *********************** WORKING TRANSITION SYSTEM (DAG) *********************** ******************************************************************************************* Init Location: 0 Graph 0: Transitions: Variables: Graph 1: Transitions: <l3, l3, undef9 = undef10, {v^0 -> 1 + undef10, rest remain the same}> Variables: v^0 Precedence: Graph 0 Graph 1 <l0, l3, true, {all remain the same}> Map Locations to Subgraph: ( 0 , 0 ) ( 3 , 1 ) ******************************************************************************************* ******************************** CHECKING ASSERTIONS ******************************** ******************************************************************************************* Proving termination of subgraph 0 Proving termination of subgraph 1 Checking unfeasibility... Time used: 0.001462 Checking conditional termination of SCC {l3}... LOG: CALL solveLinear LOG: RETURN solveLinear - Elapsed time: 0.000501s LOG: CALL solveLinear LOG: RETURN solveLinear - Elapsed time: 0.001298s [6820 : 6821]
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to Integ Trans Syste 27634