Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
Integ Trans Syste 27634 pair #381739838
details
property
value
status
complete
benchmark
simple_control_on_input.t2_fixed.smt2
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n091.star.cs.uiowa.edu
space
From_T2
run statistics
property
value
solver
VeryMax-termCOMP17
configuration
termcomp17
runtime (wallclock)
0.0283720493317 seconds
cpu usage
0.024200108
max memory
5697536.0
stage attributes
key
value
output-size
2704
starexec-result
YES
output
/export/starexec/sandbox2/solver/bin/starexec_run_termcomp17 /export/starexec/sandbox2/benchmark/theBenchmark.smt2 /export/starexec/sandbox2/output/output_files -------------------------------------------------------------------------------- YES Solver Timeout: 4 Global Timeout: 300 Maximum number of concurrent processes: 900 No parsing errors! Init Location: 0 Transitions: <l0, l7, true> <l1, l2, true> <l3, l1, (20 <= (0 + i^0))> <l3, l4, ((1 + i^0) <= 20), par{i^0 -> (1 + i^0)}> <l5, l1, ((0 + i^0) <= 0)> <l5, l4, (1 <= (0 + i^0))> <l4, l3, true> <l6, l5, (undef8 = 0) /\ (undef7 = undef7), par{i^0 -> undef7}> <l7, l6, true> Fresh variables: undef7, undef8, Undef variables: undef7, undef8, Abstraction variables: Exit nodes: Accepting locations: Asserts: Preprocessed LLVMGraph Init Location: 0 Transitions: <l0, l2, (i^0 = undef7) /\ (undef8 = 0) /\ (undef7 = undef7) /\ ((0 + undef7) <= 0)> <l0, l4, (i^0 = undef7) /\ (undef8 = 0) /\ (undef7 = undef7) /\ (1 <= (0 + undef7))> <l4, l2, (20 <= (0 + i^0))> <l4, l4, ((1 + i^0) <= 20), par{i^0 -> (1 + i^0)}> Fresh variables: undef7, undef8, Undef variables: undef7, undef8, Abstraction variables: Exit nodes: Accepting locations: Asserts: ************************************************************* ******************************************************************************************* *********************** WORKING TRANSITION SYSTEM (DAG) *********************** ******************************************************************************************* Init Location: 0 Graph 0: Transitions: Variables: Graph 1: Transitions: <l4, l4, i^0 <= 19, {i^0 -> 1 + i^0, rest remain the same}> Variables: i^0 Graph 2: Transitions: Variables: Precedence: Graph 0 Graph 1 <l0, l4, 1 <= undef7 /\ i^0 = undef7 /\ undef8 = 0, {all remain the same}> Graph 2 <l0, l2, undef7 <= 0 /\ i^0 = undef7 /\ undef8 = 0, {all remain the same}> <l4, l2, 20 <= i^0, {all remain the same}> Map Locations to Subgraph: ( 0 , 0 ) ( 2 , 2 ) ( 4 , 1 ) ******************************************************************************************* ******************************** CHECKING ASSERTIONS ******************************** ******************************************************************************************* Proving termination of subgraph 0
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to Integ Trans Syste 27634