Integ Trans Syste 27634 pair #381740452

loading
details
property value
status complete
benchmark intSqRoot.t2.smt2
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
execution host n105.star.cs.uiowa.edu
space From_T2
run statistics
property value
solver Ctrl
configuration Transition
runtime (wallclock) 3.91262388229 seconds
cpu usage 4.176849198
max memory 2.4829952E7
stage attributes
key value
output-size 2178
starexec-result MAYBE
loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to Integ Trans Syste 27634