details

property	value
status	complete
benchmark	speedDis1.c.koat
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n042.star.cs.uiowa.edu
space	Flores-Montoya_16

run statistics

property	value
solver	CoFloCo 2018
configuration	its
runtime (wallclock)	0.375312 seconds
cpu usage	0.294361
user time	0.274639
system time	0.019722
max virtual memory	113176.0
max residence set size	11640.0

stage attributes

key	value
starexec-result	WORST_CASE(?,O(n^1))

output

0.04/0.27 WORST_CASE(?,O(n^1)) 0.04/0.27 0.04/0.27 Preprocessing Cost Relations 0.04/0.27 ===================================== 0.04/0.27 0.04/0.27 #### Computed strongly connected components 0.04/0.27 0. recursive : [eval_speedDis1_bb1_in/7,eval_speedDis1_bb2_in/7] 0.04/0.27 1. non_recursive : [eval_speedDis1_stop/7] 0.04/0.27 2. non_recursive : [eval_speedDis1_bb3_in/7] 0.04/0.27 3. non_recursive : [exit_location/1] 0.04/0.27 4. non_recursive : [eval_speedDis1_bb1_in_loop_cont/8] 0.04/0.27 5. non_recursive : [eval_speedDis1_6/7] 0.04/0.27 6. non_recursive : [eval_speedDis1_5/7] 0.04/0.27 7. non_recursive : [eval_speedDis1_4/7] 0.04/0.27 8. non_recursive : [eval_speedDis1_3/7] 0.04/0.27 9. non_recursive : [eval_speedDis1_2/7] 0.04/0.27 10. non_recursive : [eval_speedDis1_1/7] 0.04/0.27 11. non_recursive : [eval_speedDis1_0/7] 0.04/0.27 12. non_recursive : [eval_speedDis1_bb0_in/7] 0.04/0.27 13. non_recursive : [eval_speedDis1_start/7] 0.04/0.27 0.04/0.27 #### Obtained direct recursion through partial evaluation 0.04/0.27 0. SCC is partially evaluated into eval_speedDis1_bb1_in/7 0.04/0.27 1. SCC is completely evaluated into other SCCs 0.04/0.27 2. SCC is completely evaluated into other SCCs 0.04/0.27 3. SCC is completely evaluated into other SCCs 0.04/0.27 4. SCC is partially evaluated into eval_speedDis1_bb1_in_loop_cont/8 0.04/0.27 5. SCC is partially evaluated into eval_speedDis1_6/7 0.04/0.27 6. SCC is completely evaluated into other SCCs 0.04/0.27 7. SCC is completely evaluated into other SCCs 0.04/0.27 8. SCC is completely evaluated into other SCCs 0.04/0.27 9. SCC is completely evaluated into other SCCs 0.04/0.27 10. SCC is completely evaluated into other SCCs 0.04/0.27 11. SCC is completely evaluated into other SCCs 0.04/0.27 12. SCC is completely evaluated into other SCCs 0.04/0.27 13. SCC is partially evaluated into eval_speedDis1_start/7 0.04/0.27 0.04/0.27 Control-Flow Refinement of Cost Relations 0.04/0.27 ===================================== 0.04/0.27 0.04/0.27 ### Specialization of cost equations eval_speedDis1_bb1_in/7 0.04/0.27 * CE 6 is refined into CE [9] 0.04/0.27 * CE 5 is refined into CE [10] 0.04/0.27 * CE 4 is refined into CE [11] 0.04/0.27 * CE 3 is refined into CE [12] 0.04/0.27 0.04/0.27 0.04/0.27 ### Cost equations --> "Loop" of eval_speedDis1_bb1_in/7 0.04/0.27 * CEs [11] --> Loop 9 0.04/0.27 * CEs [12] --> Loop 10 0.04/0.27 * CEs [9] --> Loop 11 0.04/0.27 * CEs [10] --> Loop 12 0.04/0.27 0.04/0.27 ### Ranking functions of CR eval_speedDis1_bb1_in(V__0,V__01,V_m,V_n,B,C,D) 0.04/0.27 * RF of phase [9]: [-V__01+V_m] 0.04/0.27 * RF of phase [10]: [-V__0+V_n] 0.04/0.27 0.04/0.27 #### Partial ranking functions of CR eval_speedDis1_bb1_in(V__0,V__01,V_m,V_n,B,C,D) 0.04/0.27 * Partial RF of phase [9]: 0.04/0.27 - RF of loop [9:1]: 0.04/0.27 -V__01+V_m 0.04/0.27 * Partial RF of phase [10]: 0.04/0.27 - RF of loop [10:1]: 0.04/0.27 -V__0+V_n 0.04/0.27 0.04/0.27 0.04/0.27 ### Specialization of cost equations eval_speedDis1_bb1_in_loop_cont/8 0.04/0.27 * CE 8 is refined into CE [13] 0.04/0.27 * CE 7 is refined into CE [14] 0.04/0.27 0.04/0.27 0.04/0.27 ### Cost equations --> "Loop" of eval_speedDis1_bb1_in_loop_cont/8 0.04/0.27 * CEs [13] --> Loop 13 0.04/0.27 * CEs [14] --> Loop 14 0.04/0.27 0.04/0.27 ### Ranking functions of CR eval_speedDis1_bb1_in_loop_cont(A,B,C,D,E,F,G,H) 0.04/0.27 0.04/0.27 #### Partial ranking functions of CR eval_speedDis1_bb1_in_loop_cont(A,B,C,D,E,F,G,H) 0.04/0.27 0.04/0.27 0.04/0.27 ### Specialization of cost equations eval_speedDis1_6/7 0.04/0.27 * CE 2 is refined into CE [15,16,17,18,19,20] 0.04/0.27 0.04/0.27 0.04/0.27 ### Cost equations --> "Loop" of eval_speedDis1_6/7 0.04/0.27 * CEs [17,19] --> Loop 15 0.04/0.27 * CEs [15] --> Loop 16 0.04/0.27 * CEs [16,20] --> Loop 17 0.04/0.27 * CEs [18] --> Loop 18 0.04/0.27 0.04/0.27 ### Ranking functions of CR eval_speedDis1_6(V__0,V__01,V_m,V_n,V_x,V_y,B) 0.04/0.27 0.04/0.27 #### Partial ranking functions of CR eval_speedDis1_6(V__0,V__01,V_m,V_n,V_x,V_y,B) 0.04/0.27 0.04/0.27 0.04/0.27 ### Specialization of cost equations eval_speedDis1_start/7 0.04/0.27 * CE 1 is refined into CE [21,22,23,24] 0.04/0.27 0.04/0.27 0.04/0.27 ### Cost equations --> "Loop" of eval_speedDis1_start/7 popout

output may be truncated. 'popout' for the full output.

job log

popout

actions

all output return to Complexity_ITS 2019-03-21 04.46