Higher_Order_Rewriting_Union_Beta 2019-03-28 22.10 pair #432270247

details

property	value
status	complete
benchmark	sqr.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n149.star.cs.uiowa.edu
space	Mixed_HO_12

run statistics

property	value
solver	Wanda 2.1c
configuration	default
runtime (wallclock)	11.1322 seconds
cpu usage	13.1108
user time	12.6552
system time	0.455594
max virtual memory	2.017126E7
max residence set size	197100.0

stage attributes

key	value
starexec-result	MAYBE

output

13.06/11.11	MAYBE
13.06/11.11	We consider the system theBenchmark.
13.06/11.11	
13.06/11.11	  Alphabet:
13.06/11.11	
13.06/11.11	    !plus : [nat * nat] --> nat 
13.06/11.11	    0 : [] --> nat 
13.06/11.11	    dec : [nat * nat] --> nat 
13.06/11.11	    p : [nat * nat] --> nat 
13.06/11.11	    quad : [nat] --> nat 
13.06/11.11	    rec : [nat * nat * nat * nat -> nat -> nat] --> nat 
13.06/11.11	    s : [nat] --> nat 
13.06/11.11	    sqr : [nat] --> nat 
13.06/11.11	    sumsqr : [nat] --> nat 
13.06/11.11	
13.06/11.11	  Rules:
13.06/11.11	
13.06/11.11	    dec(0, x) => 0 
13.06/11.11	    dec(x, 0) => x 
13.06/11.11	    dec(s(x), s(y)) => dec(x, y) 
13.06/11.11	    rec(0, x, y, f) => y 
13.06/11.11	    rec(s(x), s(y), z, f) => rec(dec(x, y), s(y), f z x, f) 
13.06/11.11	    sumsqr(x) => rec(x, s(0), 0, /\y./\z.!plus(sqr(p(s(z), 0)), y)) 
13.06/11.11	    !plus(0, x) => x 
13.06/11.11	    !plus(s(x), y) => s(!plus(x, y)) 
13.06/11.11	    quad(0) => 0 
13.06/11.11	    quad(s(x)) => s(s(s(s(quad(x))))) 
13.06/11.11	    sqr(p(0, 0)) => 0 
13.06/11.11	    sqr(p(s(s(x)), y)) => sqr(p(x, s(y))) 
13.06/11.11	    sqr(p(s(0), x)) => !plus(quad(sqr(p(x, 0))), s(quad(x))) 
13.06/11.11	    sqr(p(0, s(x))) => quad(sqr(p(s(x), 0))) 
13.06/11.11	
13.06/11.11	This AFS is converted to an AFSM simply by replacing all free variables by meta-variables (with arity 0).
13.06/11.11	
13.06/11.13	EOF

popout

output may be truncated. 'popout' for the full output.

job log

popout

actions all output return to Higher_Order_Rewriting_Union_Beta 2019-03-28 22.10