details

property	value
status	complete
benchmark	Velroyen08-ex02.jar-obl-8.smt2
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n166.star.cs.uiowa.edu
space	From_AProVE_2014

run statistics

property	value
solver	VeryMax-termCOMP17
configuration	termcomp2019_ITS
runtime (wallclock)	12.2635 seconds
cpu usage	12.2447
user time	11.6012
system time	0.643564
max virtual memory	883500.0
max residence set size	181184.0

stage attributes

key	value
starexec-result	NO

output

12.21/12.26 NO 12.21/12.26 12.21/12.26 Solver Timeout: 4 12.21/12.26 Global Timeout: 300 12.21/12.26 No parsing errors! 12.21/12.26 Init Location: 0 12.21/12.26 Transitions: 12.21/12.26 <l0, l3, true> 12.21/12.26 <l1, l2, (arg1 > 0) /\ (arg2 > ~(1)), par{arg1 -> arg2, arg2 -> undef2}> 12.21/12.26 <l2, l2, (5 = arg1), par{arg1 -> 5, arg2 -> undef4}> 12.21/12.26 <l2, l2, (arg1 > 0) /\ (arg1 < 5), par{arg1 -> (arg1 - 1), arg2 -> undef6}> 12.21/12.26 <l2, l2, (arg1 > 5), par{arg1 -> (arg1 - 1), arg2 -> undef8}> 12.21/12.26 <l3, l1, true, par{arg1 -> undef9, arg2 -> undef10}> 12.21/12.26 12.21/12.26 Fresh variables: 12.21/12.26 undef2, undef4, undef6, undef8, undef9, undef10, 12.21/12.26 12.21/12.26 Undef variables: 12.21/12.26 undef2, undef4, undef6, undef8, undef9, undef10, 12.21/12.26 12.21/12.26 Abstraction variables: 12.21/12.26 12.21/12.26 Exit nodes: 12.21/12.26 12.21/12.26 Accepting locations: 12.21/12.26 12.21/12.26 Asserts: 12.21/12.26 12.21/12.26 Preprocessed LLVMGraph 12.21/12.26 Init Location: 0 12.21/12.26 Transitions: 12.21/12.26 <l0, l2, (arg1 = undef10) /\ (undef9 > 0) /\ (undef10 > ~(1))> 12.21/12.26 <l2, l2, (5 = arg1), par{arg1 -> 5}> 12.21/12.26 <l2, l2, (arg1 > 0) /\ (arg1 < 5), par{arg1 -> (arg1 - 1)}> 12.21/12.26 <l2, l2, (arg1 > 5), par{arg1 -> (arg1 - 1)}> 12.21/12.26 12.21/12.26 Fresh variables: 12.21/12.26 undef2, undef4, undef6, undef8, undef9, undef10, 12.21/12.26 12.21/12.26 Undef variables: 12.21/12.26 undef2, undef4, undef6, undef8, undef9, undef10, 12.21/12.26 12.21/12.26 Abstraction variables: 12.21/12.26 12.21/12.26 Exit nodes: 12.21/12.26 12.21/12.26 Accepting locations: 12.21/12.26 12.21/12.26 Asserts: 12.21/12.26 12.21/12.26 ************************************************************* 12.21/12.26 ******************************************************************************************* 12.21/12.26 *********************** WORKING TRANSITION SYSTEM (DAG) *********************** 12.21/12.26 ******************************************************************************************* 12.21/12.26 12.21/12.26 Init Location: 0 12.21/12.26 Graph 0: 12.21/12.26 Transitions: 12.21/12.26 Variables: 12.21/12.26 12.21/12.26 Graph 1: 12.21/12.26 Transitions: 12.21/12.26 <l2, l2, arg1 = 5, {arg1 -> 5, rest remain the same}> 12.21/12.26 <l2, l2, 1 <= arg1 /\ arg1 <= 4, {arg1 -> -1 + arg1, rest remain the same}> 12.21/12.26 <l2, l2, 6 <= arg1, {arg1 -> -1 + arg1, rest remain the same}> 12.21/12.26 Variables: 12.21/12.26 arg1 12.21/12.26 12.21/12.26 Precedence: 12.21/12.26 Graph 0 12.21/12.26 12.21/12.26 Graph 1 12.21/12.26 <l0, l2, 0 <= undef10 /\ 1 <= undef9 /\ arg1 = undef10, {all remain the same}> 12.21/12.26 12.21/12.26 Map Locations to Subgraph: 12.21/12.26 ( 0 , 0 ) 12.21/12.26 ( 2 , 1 ) 12.21/12.26 12.21/12.26 ******************************************************************************************* 12.21/12.26 ******************************** CHECKING ASSERTIONS ******************************** 12.21/12.26 ******************************************************************************************* 12.21/12.26 12.21/12.26 Proving termination of subgraph 0 12.21/12.26 Proving termination of subgraph 1 12.21/12.26 Checking unfeasibility... 12.21/12.26 Time used: 0.004954 12.21/12.26 12.21/12.26 Checking conditional termination of SCC {l2}... 12.21/12.26 12.21/12.26 LOG: CALL solveLinear 12.21/12.26 12.21/12.26 LOG: RETURN solveLinear - Elapsed time: 0.001164s 12.21/12.26 �[33mRanking function: �[36m-1 + arg1�[0m 12.21/12.26 New Graphs: 12.21/12.26 Transitions: 12.21/12.26 <l2, l2, arg1 = 5, {arg1 -> 5, rest remain the same}> 12.21/12.26 Variables: 12.21/12.26 arg1 12.21/12.26 Checking conditional termination of SCC {l2}... 12.21/12.26 popout

output may be truncated. 'popout' for the full output.

job log

popout

actions

all output return to Integer_Transition_Systems 2019-03-29 01.54