Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS_Standard 2019-03-29 03.29 pair #432292892
details
property
value
status
complete
benchmark
bbcaaaaaa-aaaaaabbcbbca.srs.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n045.star.cs.uiowa.edu
space
Wenzel_16
run statistics
property
value
solver
matchbox-2019-03-17
configuration
std.sh
runtime (wallclock)
13.3589 seconds
cpu usage
52.7118
user time
46.8351
system time
5.87678
max virtual memory
1.16682888E8
max residence set size
813960.0
stage attributes
key
value
starexec-result
NO
output
38.63/9.82 NO 38.63/9.83 property Termination 38.63/9.83 has value False 38.63/9.83 for SRS ( [b, b, c, a, a, a, a, a, a] -> [a, a, a, a, a, a, b, b, c, b, b, c, a]) 38.63/9.83 reason 38.63/9.83 remap for 1 rules 38.63/9.83 property Termination 38.63/9.83 has value False 38.63/9.83 for SRS ( [0, 0, 1, 2, 2, 2, 2, 2, 2] -> [2, 2, 2, 2, 2, 2, 0, 0, 1, 0, 0, 1, 2]) 38.63/9.83 reason 38.63/9.83 looping SRS derivation 38.63/9.83 Closure source : aabcccccccccccccccccccccccccccccccccccc 38.63/9.83 target : ccccccaabccccccccccccccccccccccccccccccccccccaabaabcaabaabccaabaabcaabaabcccaabaabcaabaabccaabaabcaabaabccccaabaabcaabaabccaabaabcaabaabcccaabaabcaabaabccaabaabcaabaabcccccaabaabcaabaabccaabaabcaabaabcccaabaabcaabaabccaabaabcaabaabccccaabaabcaabaabccaabaabcaabaabcccaabaabcaabaabccaabaabcaabaabc 38.63/9.83 steps : 64 38.63/9.83 strict : True 38.63/9.83 last_rule_app_source : 0 38.63/9.83 last_rule_app_target : 39 38.63/9.83 reason : Overlap (Inside 39) 38.63/9.83 Overlap (Inside 42) 38.63/9.83 Overlap (Inside 33) 38.63/9.83 Overlap (Inside 42) 38.63/9.83 Overlap (Inside 45) 38.63/9.83 Overlap (Inside 50) 38.63/9.83 Overlap (Inside 53) 38.63/9.83 Overlap (Inside 57) 38.63/9.83 Overlap (Inside 60) 38.63/9.83 Overlap (Inside 66) 38.63/9.83 Overlap (Inside 69) 38.63/9.83 Overlap (Inside 73) 38.63/9.83 Overlap (Inside 76) 38.63/9.83 Overlap (Inside 81) 38.63/9.83 Overlap (Inside 84) 38.63/9.83 Overlap (Inside 88) 38.63/9.83 Overlap (Inside 91) 38.63/9.83 Overlap (Inside 98) 38.63/9.83 Overlap (Inside 101) 38.63/9.83 Overlap (Inside 105) 38.63/9.83 Overlap (Inside 108) 38.63/9.83 Overlap (Inside 113) 38.63/9.83 Overlap (Inside 116) 38.63/9.83 Overlap (Inside 120) 38.63/9.83 Overlap (Inside 123) 38.63/9.83 Overlap (Inside 129) 38.63/9.83 Overlap (Inside 132) 38.63/9.83 Overlap (Inside 136) 38.63/9.83 Overlap (Inside 139) 38.63/9.83 Overlap (Inside 144) 38.63/9.83 Overlap (Inside 147) 38.63/9.83 Overlap (Inside 151) 38.63/9.83 Overlap (Right 4) 38.63/9.83 Overlap (Inside 36) 38.63/9.83 Overlap (Inside 27) 38.63/9.83 Overlap (Inside 36) 38.63/9.83 Overlap (Inside 39) 38.63/9.83 Overlap (Inside 44) 38.63/9.83 Overlap (Inside 47) 38.63/9.83 Overlap (Inside 51) 38.63/9.83 Overlap (Inside 54) 38.63/9.83 Overlap (Inside 60) 38.63/9.83 Overlap (Inside 63) 38.63/9.83 Overlap (Inside 67) 38.63/9.83 Overlap (Inside 70) 38.63/9.83 Overlap (Inside 75) 38.63/9.83 Overlap (Inside 78) 38.63/9.83 Overlap (Inside 82) 38.63/9.83 Overlap (Right 4) 38.63/9.83 Overlap (Inside 30) 38.63/9.83 Overlap (Inside 21) 38.63/9.83 Overlap (Inside 30) 38.63/9.83 Overlap (Inside 33) 38.63/9.83 Overlap (Inside 38) 38.63/9.83 Overlap (Inside 41) 38.63/9.83 Overlap (Inside 45) 38.63/9.83 Overlap (Right 4) 38.63/9.83 Overlap (Inside 24) 38.63/9.83 Overlap (Inside 15) 38.92/9.89 Overlap (Inside 24) 39.27/9.99 Overlap (Right 4) 39.75/10.13 Overlap (Right 4) 40.35/10.25 Overlap (Right 4) 40.94/10.39 Rule 0 41.58/10.54 Rule 0 41.68/10.62 Rule 0 42.07/10.70 Rule 0 42.51/10.79 Rule 0 43.12/10.95 Rule 0 43.12/10.96 Rule 0 43.12/10.96 Rule 0 43.12/10.96 Rule 0 43.12/10.96 Rule 0 43.12/10.96 Rule 0 43.12/10.96 Rule 0 43.12/10.96 Rule 0 43.12/10.96 Rule 0 43.12/10.96 Rule 0 43.12/10.96 Rule 0 43.12/10.96 Rule 0 43.12/10.96 Rule 0 43.12/10.96 Rule 0 43.12/10.96 Rule 0
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS_Standard 2019-03-29 03.29