details

property	value
status	complete
benchmark	Prelude_LT_5.hs
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n123.star.cs.uiowa.edu
space	full_haskell

run statistics

property	value
solver	AProVE
configuration	standard
runtime (wallclock)	4.0884 seconds
cpu usage	10.081
user time	9.75632
system time	0.324631
max virtual memory	1.8285528E7
max residence set size	591696.0

stage attributes

key	value
starexec-result	YES

output

8.39/3.59 YES 9.98/4.04 proof of /export/starexec/sandbox/benchmark/theBenchmark.hs 9.98/4.04 # AProVE Commit ID: 48fb2092695e11cc9f56e44b17a92a5f88ffb256 marcel 20180622 unpublished dirty 9.98/4.04 9.98/4.04 9.98/4.04 H-Termination with start terms of the given HASKELL could be proven: 9.98/4.04 9.98/4.04 (0) HASKELL 9.98/4.04 (1) BR [EQUIVALENT, 0 ms] 9.98/4.04 (2) HASKELL 9.98/4.04 (3) COR [EQUIVALENT, 0 ms] 9.98/4.04 (4) HASKELL 9.98/4.04 (5) Narrow [SOUND, 0 ms] 9.98/4.04 (6) QDP 9.98/4.04 (7) QDPSizeChangeProof [EQUIVALENT, 0 ms] 9.98/4.04 (8) YES 9.98/4.04 9.98/4.04 9.98/4.04 ---------------------------------------- 9.98/4.04 9.98/4.04 (0) 9.98/4.04 Obligation: 9.98/4.04 mainModule Main 9.98/4.04 module Main where { 9.98/4.04 import qualified Prelude; 9.98/4.04 } 9.98/4.04 9.98/4.04 ---------------------------------------- 9.98/4.04 9.98/4.04 (1) BR (EQUIVALENT) 9.98/4.04 Replaced joker patterns by fresh variables and removed binding patterns. 9.98/4.04 ---------------------------------------- 9.98/4.04 9.98/4.04 (2) 9.98/4.04 Obligation: 9.98/4.04 mainModule Main 9.98/4.04 module Main where { 9.98/4.04 import qualified Prelude; 9.98/4.04 } 9.98/4.04 9.98/4.04 ---------------------------------------- 9.98/4.04 9.98/4.04 (3) COR (EQUIVALENT) 9.98/4.04 Cond Reductions: 9.98/4.04 The following Function with conditions 9.98/4.04 "undefined |Falseundefined; 9.98/4.04 " 9.98/4.04 is transformed to 9.98/4.04 "undefined = undefined1; 9.98/4.04 " 9.98/4.04 "undefined0 True = undefined; 9.98/4.04 " 9.98/4.04 "undefined1 = undefined0 False; 9.98/4.04 " 9.98/4.04 9.98/4.04 ---------------------------------------- 9.98/4.04 9.98/4.04 (4) 9.98/4.04 Obligation: 9.98/4.04 mainModule Main 9.98/4.04 module Main where { 9.98/4.04 import qualified Prelude; 9.98/4.04 } 9.98/4.04 9.98/4.04 ---------------------------------------- 9.98/4.04 9.98/4.04 (5) Narrow (SOUND) 9.98/4.04 Haskell To QDPs 9.98/4.04 9.98/4.04 digraph dp_graph { 9.98/4.04 node [outthreshold=100, inthreshold=100];1[label="(<)",fontsize=16,color="grey",shape="box"];1 -> 3[label="",style="dashed", color="grey", weight=3]; 9.98/4.04 3[label="(<) vx3",fontsize=16,color="grey",shape="box"];3 -> 4[label="",style="dashed", color="grey", weight=3]; 9.98/4.04 4[label="(<) vx3 vx4",fontsize=16,color="black",shape="triangle"];4 -> 5[label="",style="solid", color="black", weight=3]; 9.98/4.04 5[label="compare vx3 vx4 == LT",fontsize=16,color="black",shape="box"];5 -> 6[label="",style="solid", color="black", weight=3]; 9.98/4.04 6[label="primCmpInt vx3 vx4 == LT",fontsize=16,color="burlywood",shape="box"];70[label="vx3/Pos vx30",fontsize=10,color="white",style="solid",shape="box"];6 -> 70[label="",style="solid", color="burlywood", weight=9]; 9.98/4.04 70 -> 7[label="",style="solid", color="burlywood", weight=3]; 9.98/4.04 71[label="vx3/Neg vx30",fontsize=10,color="white",style="solid",shape="box"];6 -> 71[label="",style="solid", color="burlywood", weight=9]; 9.98/4.04 71 -> 8[label="",style="solid", color="burlywood", weight=3]; 9.98/4.04 7[label="primCmpInt (Pos vx30) vx4 == LT",fontsize=16,color="burlywood",shape="box"];72[label="vx30/Succ vx300",fontsize=10,color="white",style="solid",shape="box"];7 -> 72[label="",style="solid", color="burlywood", weight=9]; 9.98/4.04 72 -> 9[label="",style="solid", color="burlywood", weight=3]; 9.98/4.04 73[label="vx30/Zero",fontsize=10,color="white",style="solid",shape="box"];7 -> 73[label="",style="solid", color="burlywood", weight=9]; 9.98/4.04 73 -> 10[label="",style="solid", color="burlywood", weight=3]; 9.98/4.04 8[label="primCmpInt (Neg vx30) vx4 == LT",fontsize=16,color="burlywood",shape="box"];74[label="vx30/Succ vx300",fontsize=10,color="white",style="solid",shape="box"];8 -> 74[label="",style="solid", color="burlywood", weight=9]; 9.98/4.04 74 -> 11[label="",style="solid", color="burlywood", weight=3]; 9.98/4.04 75[label="vx30/Zero",fontsize=10,color="white",style="solid",shape="box"];8 -> 75[label="",style="solid", color="burlywood", weight=9]; 9.98/4.04 75 -> 12[label="",style="solid", color="burlywood", weight=3]; 9.98/4.04 9[label="primCmpInt (Pos (Succ vx300)) vx4 == LT",fontsize=16,color="burlywood",shape="box"];76[label="vx4/Pos vx40",fontsize=10,color="white",style="solid",shape="box"];9 -> 76[label="",style="solid", color="burlywood", weight=9]; 9.98/4.04 76 -> 13[label="",style="solid", color="burlywood", weight=3]; 9.98/4.04 77[label="vx4/Neg vx40",fontsize=10,color="white",style="solid",shape="box"];9 -> 77[label="",style="solid", color="burlywood", weight=9]; 9.98/4.04 77 -> 14[label="",style="solid", color="burlywood", weight=3]; 9.98/4.04 10[label="primCmpInt (Pos Zero) vx4 == LT",fontsize=16,color="burlywood",shape="box"];78[label="vx4/Pos vx40",fontsize=10,color="white",style="solid",shape="box"];10 -> 78[label="",style="solid", color="burlywood", weight=9]; 9.98/4.04 78 -> 15[label="",style="solid", color="burlywood", weight=3]; 9.98/4.04 79[label="vx4/Neg vx40",fontsize=10,color="white",style="solid",shape="box"];10 -> 79[label="",style="solid", color="burlywood", weight=9]; 9.98/4.04 79 -> 16[label="",style="solid", color="burlywood", weight=3]; 9.98/4.04 11[label="primCmpInt (Neg (Succ vx300)) vx4 == LT",fontsize=16,color="burlywood",shape="box"];80[label="vx4/Pos vx40",fontsize=10,color="white",style="solid",shape="box"];11 -> 80[label="",style="solid", color="burlywood", weight=9]; 9.98/4.04 80 -> 17[label="",style="solid", color="burlywood", weight=3]; 9.98/4.04 81[label="vx4/Neg vx40",fontsize=10,color="white",style="solid",shape="box"];11 -> 81[label="",style="solid", color="burlywood", weight=9]; 9.98/4.04 81 -> 18[label="",style="solid", color="burlywood", weight=3]; 9.98/4.04 12[label="primCmpInt (Neg Zero) vx4 == LT",fontsize=16,color="burlywood",shape="box"];82[label="vx4/Pos vx40",fontsize=10,color="white",style="solid",shape="box"];12 -> 82[label="",style="solid", color="burlywood", weight=9]; 9.98/4.04 82 -> 19[label="",style="solid", color="burlywood", weight=3]; popout

output may be truncated. 'popout' for the full output.

job log

popout

actions

all output return to Haskell 2019-04-01 06.52