TRS Standard pair #487069372

loading
details
property value
status complete
benchmark Ex18_Luc06_C.xml
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
execution host n182.star.cs.uiowa.edu
space Transformed_CSR_04
run statistics
property value
solver ttt2-1.20
configuration ttt2
runtime (wallclock) 0.988194 seconds
cpu usage 2.78254
user time 2.1127
system time 0.669842
max virtual memory 1175332.0
max residence set size 71892.0
stage attributes
key value
starexec-result YES
loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to TRS Standard