TRS Standard pair #487070112

loading
details
property value
status complete
benchmark ExSec4_2_DLMMU04_L.xml
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
execution host n185.star.cs.uiowa.edu
space Transformed_CSR_04
run statistics
property value
solver ttt2-1.20
configuration ttt2
runtime (wallclock) 0.322352 seconds
cpu usage 0.323424
user time 0.287741
system time 0.035683
max virtual memory 96176.0
max residence set size 56964.0
stage attributes
key value
starexec-result NO
loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to TRS Standard