TRS Standard pair #487071427

loading
details
property value
status complete
benchmark Ex5_DLMMU04_Z.xml
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
execution host n183.star.cs.uiowa.edu
space Transformed_CSR_04
run statistics
property value
solver ttt2-1.20
configuration ttt2
runtime (wallclock) 2.72823 seconds
cpu usage 9.51027
user time 7.83553
system time 1.67474
max virtual memory 1992416.0
max residence set size 129380.0
stage attributes
key value
starexec-result NO
loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to TRS Standard