TRS Standard pair #487071882

loading
details
property value
status complete
benchmark Ex5_DLMMU04_FR.xml
ran by Akihisa Yamada
cpu timeout 1200 seconds
wallclock timeout 300 seconds
memory limit 137438953472 bytes
execution host n177.star.cs.uiowa.edu
space Transformed_CSR_04
run statistics
property value
solver ttt2-1.20
configuration ttt2
runtime (wallclock) 99.3411 seconds
cpu usage 335.986
user time 327.91
system time 8.07586
max virtual memory 6186268.0
max residence set size 309032.0
stage attributes
key value
starexec-result MAYBE
loading output popout

output may be truncated. 'popout' for the full output.

loading job log

	
				popout
			
actions all output return to TRS Standard