details

property	value
status	complete
benchmark	ExSec4_2_DLMMU04_FR.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n183.star.cs.uiowa.edu
space	Transformed_CSR_04

run statistics

property	value
solver	muterm 6.0.3
configuration	default
runtime (wallclock)	0.025061 seconds
cpu usage	0.025609
user time	0.008104
system time	0.017505
max virtual memory	113188.0
max residence set size	7796.0

stage attributes

key	value
starexec-result	YES

output

YES Problem 1: (VAR v_NonEmpty:S N:S X:S XS:S YS:S ZS:S) (RULES activate(n__natsFrom(X:S)) -> natsFrom(activate(X:S)) activate(n__s(X:S)) -> s(activate(X:S)) activate(X:S) -> X:S afterNth(N:S,XS:S) -> snd(splitAt(N:S,XS:S)) fst(pair(XS:S,YS:S)) -> XS:S head(cons(N:S,XS:S)) -> N:S natsFrom(N:S) -> cons(N:S,n__natsFrom(n__s(N:S))) natsFrom(X:S) -> n__natsFrom(X:S) s(X:S) -> n__s(X:S) sel(N:S,XS:S) -> head(afterNth(N:S,XS:S)) snd(pair(XS:S,YS:S)) -> YS:S splitAt(s(N:S),cons(X:S,XS:S)) -> u(splitAt(N:S,activate(XS:S)),N:S,X:S,activate(XS:S)) splitAt(0,XS:S) -> pair(nil,XS:S) tail(cons(N:S,XS:S)) -> activate(XS:S) take(N:S,XS:S) -> fst(splitAt(N:S,XS:S)) u(pair(YS:S,ZS:S),N:S,X:S,XS:S) -> pair(cons(activate(X:S),YS:S),ZS:S) ) Problem 1: Dependency Pairs Processor: -> Pairs: ACTIVATE(n__natsFrom(X:S)) -> ACTIVATE(X:S) ACTIVATE(n__natsFrom(X:S)) -> NATSFROM(activate(X:S)) ACTIVATE(n__s(X:S)) -> ACTIVATE(X:S) ACTIVATE(n__s(X:S)) -> S(activate(X:S)) AFTERNTH(N:S,XS:S) -> SND(splitAt(N:S,XS:S)) AFTERNTH(N:S,XS:S) -> SPLITAT(N:S,XS:S) SEL(N:S,XS:S) -> AFTERNTH(N:S,XS:S) SEL(N:S,XS:S) -> HEAD(afterNth(N:S,XS:S)) SPLITAT(s(N:S),cons(X:S,XS:S)) -> ACTIVATE(XS:S) SPLITAT(s(N:S),cons(X:S,XS:S)) -> SPLITAT(N:S,activate(XS:S)) SPLITAT(s(N:S),cons(X:S,XS:S)) -> U(splitAt(N:S,activate(XS:S)),N:S,X:S,activate(XS:S)) TAIL(cons(N:S,XS:S)) -> ACTIVATE(XS:S) TAKE(N:S,XS:S) -> FST(splitAt(N:S,XS:S)) TAKE(N:S,XS:S) -> SPLITAT(N:S,XS:S) U(pair(YS:S,ZS:S),N:S,X:S,XS:S) -> ACTIVATE(X:S) -> Rules: activate(n__natsFrom(X:S)) -> natsFrom(activate(X:S)) activate(n__s(X:S)) -> s(activate(X:S)) activate(X:S) -> X:S afterNth(N:S,XS:S) -> snd(splitAt(N:S,XS:S)) fst(pair(XS:S,YS:S)) -> XS:S head(cons(N:S,XS:S)) -> N:S natsFrom(N:S) -> cons(N:S,n__natsFrom(n__s(N:S))) natsFrom(X:S) -> n__natsFrom(X:S) s(X:S) -> n__s(X:S) sel(N:S,XS:S) -> head(afterNth(N:S,XS:S)) snd(pair(XS:S,YS:S)) -> YS:S splitAt(s(N:S),cons(X:S,XS:S)) -> u(splitAt(N:S,activate(XS:S)),N:S,X:S,activate(XS:S)) splitAt(0,XS:S) -> pair(nil,XS:S) tail(cons(N:S,XS:S)) -> activate(XS:S) take(N:S,XS:S) -> fst(splitAt(N:S,XS:S)) u(pair(YS:S,ZS:S),N:S,X:S,XS:S) -> pair(cons(activate(X:S),YS:S),ZS:S) Problem 1: SCC Processor: -> Pairs: ACTIVATE(n__natsFrom(X:S)) -> ACTIVATE(X:S) ACTIVATE(n__natsFrom(X:S)) -> NATSFROM(activate(X:S)) ACTIVATE(n__s(X:S)) -> ACTIVATE(X:S) ACTIVATE(n__s(X:S)) -> S(activate(X:S)) AFTERNTH(N:S,XS:S) -> SND(splitAt(N:S,XS:S)) AFTERNTH(N:S,XS:S) -> SPLITAT(N:S,XS:S) SEL(N:S,XS:S) -> AFTERNTH(N:S,XS:S) SEL(N:S,XS:S) -> HEAD(afterNth(N:S,XS:S)) SPLITAT(s(N:S),cons(X:S,XS:S)) -> ACTIVATE(XS:S) SPLITAT(s(N:S),cons(X:S,XS:S)) -> SPLITAT(N:S,activate(XS:S)) SPLITAT(s(N:S),cons(X:S,XS:S)) -> U(splitAt(N:S,activate(XS:S)),N:S,X:S,activate(XS:S)) TAIL(cons(N:S,XS:S)) -> ACTIVATE(XS:S) TAKE(N:S,XS:S) -> FST(splitAt(N:S,XS:S)) TAKE(N:S,XS:S) -> SPLITAT(N:S,XS:S) U(pair(YS:S,ZS:S),N:S,X:S,XS:S) -> ACTIVATE(X:S) -> Rules: activate(n__natsFrom(X:S)) -> natsFrom(activate(X:S)) activate(n__s(X:S)) -> s(activate(X:S)) activate(X:S) -> X:S afterNth(N:S,XS:S) -> snd(splitAt(N:S,XS:S)) fst(pair(XS:S,YS:S)) -> XS:S head(cons(N:S,XS:S)) -> N:S natsFrom(N:S) -> cons(N:S,n__natsFrom(n__s(N:S))) natsFrom(X:S) -> n__natsFrom(X:S) s(X:S) -> n__s(X:S) sel(N:S,XS:S) -> head(afterNth(N:S,XS:S)) snd(pair(XS:S,YS:S)) -> YS:S splitAt(s(N:S),cons(X:S,XS:S)) -> u(splitAt(N:S,activate(XS:S)),N:S,X:S,activate(XS:S)) splitAt(0,XS:S) -> pair(nil,XS:S) tail(cons(N:S,XS:S)) -> activate(XS:S) take(N:S,XS:S) -> fst(splitAt(N:S,XS:S)) u(pair(YS:S,ZS:S),N:S,X:S,XS:S) -> pair(cons(activate(X:S),YS:S),ZS:S) ->Strongly Connected Components: ->->Cycle: ->->-> Pairs: popout

output may be truncated. 'popout' for the full output.

job log

popout

actions

all output return to TRS Standard