details

property	value
status	complete
benchmark	01.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n175.star.cs.uiowa.edu
space	Der95

run statistics

property	value
solver	AProVE
configuration	standard
runtime (wallclock)	1.56721 seconds
cpu usage	3.37036
user time	3.21414
system time	0.156227
max virtual memory	1.840994E7
max residence set size	231792.0

stage attributes

key	value
starexec-result	YES

output

YES proof of /export/starexec/sandbox/benchmark/theBenchmark.xml # AProVE Commit ID: 794c25de1cacf0d048858bcd21c9a779e1221865 marcel 20200619 unpublished dirty Termination w.r.t. Q of the given QTRS could be proven: (0) QTRS (1) QTRSRRRProof [EQUIVALENT, 0 ms] (2) QTRS (3) RisEmptyProof [EQUIVALENT, 0 ms] (4) YES ---------------------------------------- (0) Obligation: Q restricted rewrite system: The TRS R consists of the following rules: \(x, x) -> e /(x, x) -> e .(e, x) -> x .(x, e) -> x \(e, x) -> x /(x, e) -> x .(x, \(x, y)) -> y .(/(y, x), x) -> y \(x, .(x, y)) -> y /(.(y, x), x) -> y /(x, \(y, x)) -> y \(/(x, y), x) -> y Q is empty. ---------------------------------------- (1) QTRSRRRProof (EQUIVALENT) Used ordering: Knuth-Bendix order [KBO] with precedence:._2 > /_2 > \_2 > e and weight map: e=2 \_2=0 /_2=0 ._2=0 The variable weight is 1With this ordering the following rules can be removed by the rule removal processor [LPAR04] because they are oriented strictly: \(x, x) -> e /(x, x) -> e .(e, x) -> x .(x, e) -> x \(e, x) -> x /(x, e) -> x .(x, \(x, y)) -> y .(/(y, x), x) -> y \(x, .(x, y)) -> y /(.(y, x), x) -> y /(x, \(y, x)) -> y \(/(x, y), x) -> y ---------------------------------------- (2) Obligation: Q restricted rewrite system: R is empty. Q is empty. ---------------------------------------- (3) RisEmptyProof (EQUIVALENT) The TRS R is empty. Hence, termination is trivially proven. ---------------------------------------- (4) YES popout

output may be truncated. 'popout' for the full output.

job log

popout

actions

all output return to TRS Standard