SRS Standard pair #487088495

details

property	value
status	complete
benchmark	212189.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n184.star.cs.uiowa.edu
space	ICFP_2010

run statistics

property	value
solver	MultumNonMulta 20 June 2020 20G sparse
configuration	default
runtime (wallclock)	2.20059 seconds
cpu usage	7.07923
user time	6.23113
system time	0.8481
max virtual memory	2.631666E7
max residence set size	705416.0

stage attributes

key	value
starexec-result	YES

output

YES

After renaming modulo { 0->0, 1->1, 2->2, 3->3, 4->4, 5->5 }, 
it remains to prove termination of the 50-rule system
{ 0 1 2 -> 0 3 1 2 ,
  0 1 2 -> 1 0 2 1 ,
  0 1 2 -> 2 1 4 0 ,
  0 1 2 -> 0 2 1 3 3 ,
  0 1 2 -> 0 2 4 1 3 ,
  0 1 2 -> 1 0 2 5 4 ,
  0 1 2 -> 2 1 1 0 3 ,
  0 1 2 -> 2 1 3 4 0 ,
  0 1 2 -> 2 1 4 3 0 ,
  0 1 2 -> 4 0 3 1 2 ,
  0 1 2 -> 4 1 0 3 2 ,
  0 1 2 -> 4 4 2 1 0 ,
  0 1 2 -> 0 0 4 1 2 5 ,
  0 1 2 -> 0 4 5 1 2 5 ,
  0 1 2 -> 0 5 2 3 1 4 ,
  0 1 2 -> 1 0 2 2 3 4 ,
  0 1 2 -> 1 1 4 0 3 2 ,
  0 1 2 -> 2 0 0 3 3 1 ,
  0 1 2 -> 2 0 3 4 1 5 ,
  0 1 2 -> 2 3 2 0 4 1 ,
  0 1 2 -> 2 5 3 0 3 1 ,
  0 1 2 -> 3 2 5 3 1 0 ,
  0 1 2 -> 3 4 0 5 1 2 ,
  0 1 2 -> 5 5 4 2 1 0 ,
  0 0 1 2 -> 0 0 2 4 1 ,
  0 0 1 2 -> 0 2 1 5 0 4 ,
  0 0 1 2 -> 1 0 2 3 5 0 ,
  0 0 1 2 -> 5 1 2 0 4 0 ,
  0 0 5 2 -> 5 3 0 3 0 2 ,
  0 1 2 0 -> 1 2 4 0 0 ,
  0 1 2 0 -> 0 4 1 0 0 2 ,
  0 1 2 2 -> 3 3 0 2 1 2 ,
  0 1 5 2 -> 2 5 1 0 3 ,
  0 1 5 2 -> 0 5 5 3 1 2 ,
  0 1 5 2 -> 1 3 5 0 2 2 ,
  0 5 2 2 -> 3 0 2 1 5 2 ,
  1 0 1 2 -> 0 4 1 2 1 ,
  1 0 1 2 -> 1 2 1 3 0 ,
  1 0 1 2 -> 0 3 1 4 1 2 ,
  1 0 1 2 -> 4 1 4 1 0 2 ,
  5 0 1 2 -> 0 2 1 3 5 ,
  5 0 1 2 -> 2 0 3 1 5 ,
  5 0 1 2 -> 5 3 1 0 3 2 ,
  5 0 1 2 -> 5 5 1 0 2 4 ,
  0 1 0 2 2 -> 3 0 2 1 0 2 ,
  0 1 2 5 2 -> 3 5 1 2 2 0 ,
  0 1 3 0 0 -> 0 0 4 1 3 0 ,
  0 1 4 2 2 -> 0 2 4 1 5 2 ,
  0 1 4 2 2 -> 0 2 4 2 1 1 ,
  1 3 0 1 2 -> 1 3 4 1 0 2 }


Applying sparse 2-tiling [Hofbauer/Geser/Waldmann, FSCD 2019].

After renaming modulo { (0,0)->0, (0,1)->1, (1,2)->2, (2,0)->3, (0,3)->4, (3,1)->5, (2,1)->6, (2,2)->7, (2,3)->8, (2,4)->9, (2,5)->10, (2,7)->11, (1,0)->12, (3,0)->13, (4,0)->14, (5,0)->15, (6,0)->16, (0,2)->17, (1,1)->18, (1,3)->19, (1,4)->20, (1,5)->21, (1,7)->22, (4,1)->23, (5,1)->24, (6,1)->25, (0,4)->26, (0,5)->27, (0,7)->28, (3,2)->29, (4,2)->30, (5,2)->31, (6,2)->32, (3,3)->33, (3,4)->34, (3,5)->35, (3,7)->36, (5,4)->37, (4,3)->38, (4,4)->39, (4,5)->40, (4,7)->41, (6,4)->42, (5,3)->43, (5,5)->44, (5,7)->45, (6,3)->46, (6,5)->47 },
it remains to prove termination of the 2450-rule system
{ 0 1 2 3 -> 0 4 5 2 3 ,
  0 1 2 6 -> 0 4 5 2 6 ,
  0 1 2 7 -> 0 4 5 2 7 ,
  0 1 2 8 -> 0 4 5 2 8 ,
  0 1 2 9 -> 0 4 5 2 9 ,
  0 1 2 10 -> 0 4 5 2 10 ,
  0 1 2 11 -> 0 4 5 2 11 ,
  12 1 2 3 -> 12 4 5 2 3 ,
  12 1 2 6 -> 12 4 5 2 6 ,
  12 1 2 7 -> 12 4 5 2 7 ,
  12 1 2 8 -> 12 4 5 2 8 ,
  12 1 2 9 -> 12 4 5 2 9 ,
  12 1 2 10 -> 12 4 5 2 10 ,
  12 1 2 11 -> 12 4 5 2 11 ,
  3 1 2 3 -> 3 4 5 2 3 ,
  3 1 2 6 -> 3 4 5 2 6 ,
  3 1 2 7 -> 3 4 5 2 7 ,
  3 1 2 8 -> 3 4 5 2 8 ,
  3 1 2 9 -> 3 4 5 2 9 ,
  3 1 2 10 -> 3 4 5 2 10 ,
  3 1 2 11 -> 3 4 5 2 11 ,
  13 1 2 3 -> 13 4 5 2 3 ,
  13 1 2 6 -> 13 4 5 2 6 ,
  13 1 2 7 -> 13 4 5 2 7 ,
  13 1 2 8 -> 13 4 5 2 8 ,
  13 1 2 9 -> 13 4 5 2 9 ,
  13 1 2 10 -> 13 4 5 2 10 ,
  13 1 2 11 -> 13 4 5 2 11 ,
  14 1 2 3 -> 14 4 5 2 3 ,
  14 1 2 6 -> 14 4 5 2 6 ,
  14 1 2 7 -> 14 4 5 2 7 ,
  14 1 2 8 -> 14 4 5 2 8 ,
  14 1 2 9 -> 14 4 5 2 9 ,
  14 1 2 10 -> 14 4 5 2 10 ,
  14 1 2 11 -> 14 4 5 2 11 ,
  15 1 2 3 -> 15 4 5 2 3 ,
  15 1 2 6 -> 15 4 5 2 6 ,
  15 1 2 7 -> 15 4 5 2 7 ,
  15 1 2 8 -> 15 4 5 2 8 ,
  15 1 2 9 -> 15 4 5 2 9 ,

popout

output may be truncated. 'popout' for the full output.

job log

popout

actions all output return to SRS Standard