SRS Standard pair #487088831

details

property	value
status	complete
benchmark	4051.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n142.star.cs.uiowa.edu
space	ICFP_2010

run statistics

property	value
solver	MultumNonMulta 20 June 2020 20G sparse
configuration	default
runtime (wallclock)	2.3034 seconds
cpu usage	7.90655
user time	7.26825
system time	0.638301
max virtual memory	2.5752768E7
max residence set size	988640.0

stage attributes

key	value
starexec-result	YES

output

YES

After renaming modulo { 3->0, 0->1, 1->2, 5->3, 2->4, 4->5 }, 
it remains to prove termination of the 50-rule system
{ 0 1 2 3 -> 1 1 3 4 0 4 4 5 0 3 ,
  0 5 1 2 -> 4 5 4 4 3 5 4 3 4 0 ,
  1 0 0 2 2 -> 1 1 1 0 5 3 5 0 3 2 ,
  2 3 3 3 5 -> 2 1 5 3 0 4 3 1 1 5 ,
  0 1 0 2 3 -> 1 5 3 0 2 3 0 3 0 3 ,
  0 5 2 3 3 -> 0 3 2 1 4 5 3 4 3 4 ,
  0 3 1 0 0 -> 0 3 5 4 3 4 5 3 4 0 ,
  3 5 1 4 2 -> 1 4 5 0 3 2 4 3 4 3 ,
  1 1 0 1 2 2 -> 4 1 5 3 4 4 1 0 2 2 ,
  1 5 5 1 2 5 -> 5 0 0 3 3 3 4 5 4 0 ,
  2 1 2 4 0 2 -> 2 5 5 3 4 4 1 4 0 3 ,
  2 1 5 5 1 2 -> 2 1 1 1 5 3 2 4 1 0 ,
  2 3 4 5 2 3 -> 2 0 0 4 3 5 0 3 2 5 ,
  4 5 5 1 2 1 -> 0 5 4 1 5 0 3 3 3 1 ,
  0 1 0 4 1 2 -> 1 4 1 1 4 0 4 0 3 3 ,
  0 0 0 1 2 1 -> 0 4 0 4 1 1 0 0 3 1 ,
  5 1 5 2 2 2 -> 5 5 3 5 3 3 5 2 4 4 ,
  5 0 1 4 2 3 -> 3 5 2 4 2 2 4 0 3 3 ,
  5 3 2 1 3 3 -> 5 5 4 0 3 2 1 5 3 3 ,
  3 3 2 3 0 1 -> 3 4 0 4 5 5 0 4 4 1 ,
  1 2 1 4 1 3 3 -> 4 1 5 3 2 1 5 4 3 5 ,
  1 2 2 1 2 1 3 -> 1 5 4 4 2 4 5 3 2 2 ,
  2 0 2 1 4 3 0 -> 2 4 3 4 4 0 3 2 4 5 ,
  2 5 1 3 1 2 0 -> 2 2 1 4 5 3 4 2 2 0 ,
  2 5 0 2 3 1 3 -> 3 2 4 0 3 1 4 5 3 4 ,
  2 3 2 0 0 0 1 -> 5 1 5 3 4 0 3 3 4 1 ,
  2 3 2 5 5 5 5 -> 2 2 5 1 5 5 3 4 0 5 ,
  2 3 0 1 2 5 5 -> 3 3 1 1 0 0 0 3 5 5 ,
  4 1 2 3 2 1 3 -> 4 0 3 0 2 5 2 1 5 2 ,
  4 2 0 1 0 2 5 -> 0 0 3 1 1 1 1 4 5 0 ,
  4 4 3 5 2 5 5 -> 4 0 3 4 1 4 4 4 3 5 ,
  4 3 3 5 3 1 3 -> 3 3 0 5 4 3 4 4 0 3 ,
  0 1 2 2 2 3 5 -> 0 1 0 1 1 0 4 3 5 4 ,
  0 1 2 0 1 4 2 -> 0 3 5 4 4 4 1 5 0 4 ,
  0 1 2 3 0 5 2 -> 0 2 4 0 0 4 5 4 0 2 ,
  0 1 5 2 1 2 3 -> 5 3 2 0 0 5 4 4 4 4 ,
  0 5 2 3 3 3 5 -> 0 1 5 1 5 0 3 5 0 0 ,
  0 5 5 1 3 2 1 -> 4 4 1 3 0 0 3 0 2 1 ,
  5 1 2 3 1 3 3 -> 4 5 1 5 3 2 2 0 3 5 ,
  5 1 0 2 5 1 0 -> 3 1 4 1 1 5 0 2 1 4 ,
  5 2 1 0 3 2 3 -> 4 4 2 3 1 5 3 4 4 4 ,
  5 2 1 3 2 0 0 -> 5 2 2 4 4 0 4 0 0 4 ,
  5 2 3 5 1 4 3 -> 5 2 0 0 5 2 2 2 2 2 ,
  5 2 3 3 5 5 1 -> 5 3 1 4 4 0 5 5 4 1 ,
  5 0 1 2 5 1 2 -> 2 5 4 0 0 3 1 5 2 0 ,
  5 0 1 4 2 4 2 -> 5 4 5 3 0 1 5 0 0 2 ,
  5 5 1 2 2 1 2 -> 1 1 0 2 5 0 0 3 3 3 ,
  5 5 2 4 5 5 2 -> 5 5 1 1 3 2 0 4 2 4 ,
  3 5 2 3 1 2 5 -> 3 5 5 4 4 3 2 1 1 5 ,
  3 3 3 2 4 5 1 -> 3 4 0 5 4 5 3 0 0 1 }


Applying sparse 2-tiling [Hofbauer/Geser/Waldmann, FSCD 2019].

After renaming modulo { (0,0)->0, (0,1)->1, (1,2)->2, (2,3)->3, (3,0)->4, (1,1)->5, (1,3)->6, (3,4)->7, (4,0)->8, (0,4)->9, (4,4)->10, (4,5)->11, (5,0)->12, (0,3)->13, (3,1)->14, (3,2)->15, (3,3)->16, (3,5)->17, (3,7)->18, (1,0)->19, (2,0)->20, (2,1)->21, (4,1)->22, (5,1)->23, (6,0)->24, (6,1)->25, (0,5)->26, (5,4)->27, (4,3)->28, (2,2)->29, (0,2)->30, (2,4)->31, (2,5)->32, (2,7)->33, (0,7)->34, (1,4)->35, (6,4)->36, (5,3)->37, (1,5)->38, (5,2)->39, (5,5)->40, (5,7)->41, (4,2)->42, (6,2)->43, (4,7)->44, (6,3)->45, (6,5)->46, (1,7)->47 },
it remains to prove termination of the 2450-rule system
{ 0 1 2 3 4 -> 1 5 6 7 8 9 10 11 12 13 4 ,
  0 1 2 3 14 -> 1 5 6 7 8 9 10 11 12 13 14 ,
  0 1 2 3 15 -> 1 5 6 7 8 9 10 11 12 13 15 ,
  0 1 2 3 16 -> 1 5 6 7 8 9 10 11 12 13 16 ,
  0 1 2 3 7 -> 1 5 6 7 8 9 10 11 12 13 7 ,
  0 1 2 3 17 -> 1 5 6 7 8 9 10 11 12 13 17 ,
  0 1 2 3 18 -> 1 5 6 7 8 9 10 11 12 13 18 ,
  19 1 2 3 4 -> 5 5 6 7 8 9 10 11 12 13 4 ,
  19 1 2 3 14 -> 5 5 6 7 8 9 10 11 12 13 14 ,
  19 1 2 3 15 -> 5 5 6 7 8 9 10 11 12 13 15 ,
  19 1 2 3 16 -> 5 5 6 7 8 9 10 11 12 13 16 ,
  19 1 2 3 7 -> 5 5 6 7 8 9 10 11 12 13 7 ,
  19 1 2 3 17 -> 5 5 6 7 8 9 10 11 12 13 17 ,
  19 1 2 3 18 -> 5 5 6 7 8 9 10 11 12 13 18 ,
  20 1 2 3 4 -> 21 5 6 7 8 9 10 11 12 13 4 ,
  20 1 2 3 14 -> 21 5 6 7 8 9 10 11 12 13 14 ,
  20 1 2 3 15 -> 21 5 6 7 8 9 10 11 12 13 15 ,
  20 1 2 3 16 -> 21 5 6 7 8 9 10 11 12 13 16 ,
  20 1 2 3 7 -> 21 5 6 7 8 9 10 11 12 13 7 ,
  20 1 2 3 17 -> 21 5 6 7 8 9 10 11 12 13 17 ,
  20 1 2 3 18 -> 21 5 6 7 8 9 10 11 12 13 18 ,
  4 1 2 3 4 -> 14 5 6 7 8 9 10 11 12 13 4 ,
  4 1 2 3 14 -> 14 5 6 7 8 9 10 11 12 13 14 ,
  4 1 2 3 15 -> 14 5 6 7 8 9 10 11 12 13 15 ,
  4 1 2 3 16 -> 14 5 6 7 8 9 10 11 12 13 16 ,
  4 1 2 3 7 -> 14 5 6 7 8 9 10 11 12 13 7 ,
  4 1 2 3 17 -> 14 5 6 7 8 9 10 11 12 13 17 ,
  4 1 2 3 18 -> 14 5 6 7 8 9 10 11 12 13 18 ,
  8 1 2 3 4 -> 22 5 6 7 8 9 10 11 12 13 4 ,
  8 1 2 3 14 -> 22 5 6 7 8 9 10 11 12 13 14 ,
  8 1 2 3 15 -> 22 5 6 7 8 9 10 11 12 13 15 ,
  8 1 2 3 16 -> 22 5 6 7 8 9 10 11 12 13 16 ,
  8 1 2 3 7 -> 22 5 6 7 8 9 10 11 12 13 7 ,
  8 1 2 3 17 -> 22 5 6 7 8 9 10 11 12 13 17 ,
  8 1 2 3 18 -> 22 5 6 7 8 9 10 11 12 13 18 ,
  12 1 2 3 4 -> 23 5 6 7 8 9 10 11 12 13 4 ,
  12 1 2 3 14 -> 23 5 6 7 8 9 10 11 12 13 14 ,
  12 1 2 3 15 -> 23 5 6 7 8 9 10 11 12 13 15 ,
  12 1 2 3 16 -> 23 5 6 7 8 9 10 11 12 13 16 ,
  12 1 2 3 7 -> 23 5 6 7 8 9 10 11 12 13 7 ,

popout

output may be truncated. 'popout' for the full output.

job log

popout

actions all output return to SRS Standard