details

property	value
status	complete
benchmark	abaaaaa-aaaaaabaaabaab.srs.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n184.star.cs.uiowa.edu
space	Wenzel_16

run statistics

property	value
solver	MultumNonMulta 20 June 2020 20G sparse
configuration	default
runtime (wallclock)	1.74915 seconds
cpu usage	5.22969
user time	4.74552
system time	0.484172
max virtual memory	2.5786676E7
max residence set size	1088992.0

stage attributes

key	value
starexec-result	YES

output

YES After renaming modulo { a->0, b->1 }, it remains to prove termination of the 1-rule system { 0 1 0 0 0 0 0 -> 0 0 0 0 0 0 1 0 0 0 1 0 0 1 } The system was reversed. After renaming modulo { 0->0, 1->1 }, it remains to prove termination of the 1-rule system { 0 0 0 0 0 1 0 -> 1 0 0 1 0 0 0 1 0 0 0 0 0 0 } Applying the dependency pairs transformation. After renaming modulo { (0,true)->0, (0,false)->1, (1,false)->2 }, it remains to prove termination of the 12-rule system { 0 1 1 1 1 2 1 -> 0 1 2 1 1 1 2 1 1 1 1 1 1 , 0 1 1 1 1 2 1 -> 0 2 1 1 1 2 1 1 1 1 1 1 , 0 1 1 1 1 2 1 -> 0 1 1 2 1 1 1 1 1 1 , 0 1 1 1 1 2 1 -> 0 1 2 1 1 1 1 1 1 , 0 1 1 1 1 2 1 -> 0 2 1 1 1 1 1 1 , 0 1 1 1 1 2 1 -> 0 1 1 1 1 1 , 0 1 1 1 1 2 1 -> 0 1 1 1 1 , 0 1 1 1 1 2 1 -> 0 1 1 1 , 0 1 1 1 1 2 1 -> 0 1 1 , 0 1 1 1 1 2 1 -> 0 1 , 0 1 1 1 1 2 1 -> 0 , 1 1 1 1 1 2 1 ->= 2 1 1 2 1 1 1 2 1 1 1 1 1 1 } The system was filtered by the following matrix interpretation of type E_J with J = {1,...,2} and dimension 8: 0 is interpreted by / \ | 1 0 1 0 0 0 0 0 | | 0 1 0 0 0 0 0 0 | | 0 0 0 0 0 0 0 0 | | 0 0 0 0 0 0 0 0 | | 0 0 0 0 0 0 0 0 | | 0 0 0 0 0 0 0 0 | | 0 0 0 0 0 0 0 0 | | 0 0 0 0 0 0 0 0 | \ / 1 is interpreted by / \ | 1 0 0 0 0 0 0 0 | | 0 1 0 0 0 0 0 0 | | 0 0 0 3 0 0 0 0 | | 0 0 0 0 1 0 0 0 | | 0 0 0 0 0 1 0 0 | | 0 0 0 0 0 0 1 0 | | 0 0 1 0 0 0 0 0 | | 0 1 1 0 0 0 0 0 | \ / 2 is interpreted by / \ | 1 0 0 0 0 0 0 0 | | 0 1 0 0 0 0 0 0 | | 0 0 0 0 0 0 0 0 | | 0 0 0 0 0 0 0 0 | | 0 0 0 0 0 0 0 0 | | 0 0 0 0 0 0 0 0 | | 0 0 1 1 1 1 0 1 | | 0 0 0 0 0 0 0 0 | \ / After renaming modulo { 1->0, 2->1 }, it remains to prove termination of the 1-rule system { 0 0 0 0 0 1 0 ->= 1 0 0 1 0 0 0 1 0 0 0 0 0 0 } The system is trivially terminating. popout

output may be truncated. 'popout' for the full output.

job log

popout

actions

all output return to SRS Standard