SRS Standard pair #487090979

details

property	value
status	complete
benchmark	secr6.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n148.star.cs.uiowa.edu
space	Secret_06_SRS

run statistics

property	value
solver	MultumNonMulta 20 June 2020 20G sparse
configuration	default
runtime (wallclock)	39.1203 seconds
cpu usage	152.511
user time	149.462
system time	3.04895
max virtual memory	2.6062496E7
max residence set size	9353628.0

stage attributes

key	value
starexec-result	YES

output

YES

After renaming modulo { a->0, b->1, c->2 }, 
it remains to prove termination of the 5-rule system
{ 0 1 2 -> 2 2 2 1 1 1 0 0 0 ,
  2 1 -> 0 0 0 ,
  0 -> ,
  1 -> ,
  2 -> }


The system was reversed.

After renaming modulo { 2->0, 1->1, 0->2 }, 
it remains to prove termination of the 5-rule system
{ 0 1 2 -> 2 2 2 1 1 1 0 0 0 ,
  1 0 -> 2 2 2 ,
  2 -> ,
  1 -> ,
  0 -> }


Applying sparse 2-tiling [Hofbauer/Geser/Waldmann, FSCD 2019].

After renaming modulo { (0,0)->0, (0,1)->1, (1,2)->2, (2,0)->3, (0,2)->4, (2,2)->5, (2,1)->6, (1,1)->7, (1,0)->8, (2,4)->9, (0,4)->10, (3,0)->11, (3,2)->12, (3,1)->13, (1,4)->14, (3,4)->15 },
it remains to prove termination of the 80-rule system
{ 0 1 2 3 -> 4 5 5 6 7 7 8 0 0 0 ,
  0 1 2 6 -> 4 5 5 6 7 7 8 0 0 1 ,
  0 1 2 5 -> 4 5 5 6 7 7 8 0 0 4 ,
  0 1 2 9 -> 4 5 5 6 7 7 8 0 0 10 ,
  8 1 2 3 -> 2 5 5 6 7 7 8 0 0 0 ,
  8 1 2 6 -> 2 5 5 6 7 7 8 0 0 1 ,
  8 1 2 5 -> 2 5 5 6 7 7 8 0 0 4 ,
  8 1 2 9 -> 2 5 5 6 7 7 8 0 0 10 ,
  3 1 2 3 -> 5 5 5 6 7 7 8 0 0 0 ,
  3 1 2 6 -> 5 5 5 6 7 7 8 0 0 1 ,
  3 1 2 5 -> 5 5 5 6 7 7 8 0 0 4 ,
  3 1 2 9 -> 5 5 5 6 7 7 8 0 0 10 ,
  11 1 2 3 -> 12 5 5 6 7 7 8 0 0 0 ,
  11 1 2 6 -> 12 5 5 6 7 7 8 0 0 1 ,
  11 1 2 5 -> 12 5 5 6 7 7 8 0 0 4 ,
  11 1 2 9 -> 12 5 5 6 7 7 8 0 0 10 ,
  1 8 0 -> 4 5 5 3 ,
  1 8 1 -> 4 5 5 6 ,
  1 8 4 -> 4 5 5 5 ,
  1 8 10 -> 4 5 5 9 ,
  7 8 0 -> 2 5 5 3 ,
  7 8 1 -> 2 5 5 6 ,
  7 8 4 -> 2 5 5 5 ,
  7 8 10 -> 2 5 5 9 ,
  6 8 0 -> 5 5 5 3 ,
  6 8 1 -> 5 5 5 6 ,
  6 8 4 -> 5 5 5 5 ,
  6 8 10 -> 5 5 5 9 ,
  13 8 0 -> 12 5 5 3 ,
  13 8 1 -> 12 5 5 6 ,
  13 8 4 -> 12 5 5 5 ,
  13 8 10 -> 12 5 5 9 ,
  4 3 -> 0 ,
  4 6 -> 1 ,
  4 5 -> 4 ,
  4 9 -> 10 ,
  2 3 -> 8 ,
  2 6 -> 7 ,
  2 5 -> 2 ,
  2 9 -> 14 ,
  5 3 -> 3 ,
  5 6 -> 6 ,
  5 5 -> 5 ,
  5 9 -> 9 ,
  12 3 -> 11 ,
  12 6 -> 13 ,
  12 5 -> 12 ,
  12 9 -> 15 ,
  1 8 -> 0 ,
  1 7 -> 1 ,
  1 2 -> 4 ,
  1 14 -> 10 ,
  7 8 -> 8 ,
  7 7 -> 7 ,
  7 2 -> 2 ,
  7 14 -> 14 ,
  6 8 -> 3 ,
  6 7 -> 6 ,
  6 2 -> 5 ,
  6 14 -> 9 ,
  13 8 -> 11 ,
  13 7 -> 13 ,
  13 2 -> 12 ,
  13 14 -> 15 ,
  0 0 -> 0 ,
  0 1 -> 1 ,
  0 4 -> 4 ,
  0 10 -> 10 ,
  8 0 -> 8 ,
  8 1 -> 7 ,
  8 4 -> 2 ,
  8 10 -> 14 ,
  3 0 -> 3 ,
  3 1 -> 6 ,

popout

output may be truncated. 'popout' for the full output.

job log

popout

actions all output return to SRS Standard