SRS Standard pair #487091190

details

property	value
status	complete
benchmark	z092.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n145.star.cs.uiowa.edu
space	Zantema_04

run statistics

property	value
solver	muterm 6.0.3
configuration	default
runtime (wallclock)	1.35348 seconds
cpu usage	1.374
user time	1.11427
system time	0.259732
max virtual memory	708252.0
max residence set size	13640.0

stage attributes

key	value
starexec-result	YES

output

YES

Problem 1: 

(VAR v_NonEmpty:S x1:S)
(RULES
0(q1(1(x1:S))) -> q2(0(1'(x1:S)))
0(q2(0(x1:S))) -> q2(0(0(x1:S)))
0(q2(1'(x1:S))) -> q2(0(1'(x1:S)))
0'(q1(1(x1:S))) -> q2(0'(1'(x1:S)))
0'(q2(0(x1:S))) -> q2(0'(0(x1:S)))
0'(q2(1'(x1:S))) -> q2(0'(1'(x1:S)))
1'(q1(1(x1:S))) -> q2(1'(1'(x1:S)))
1'(q2(0(x1:S))) -> q2(1'(0(x1:S)))
1'(q2(1'(x1:S))) -> q2(1'(1'(x1:S)))
q0(0(x1:S)) -> 0'(q1(x1:S))
q0(1'(x1:S)) -> 1'(q3(x1:S))
q1(0(x1:S)) -> 0(q1(x1:S))
q1(1'(x1:S)) -> 1'(q1(x1:S))
q2(0'(x1:S)) -> 0'(q0(x1:S))
q3(1'(x1:S)) -> 1'(q3(x1:S))
q3(b(x1:S)) -> b(q4(x1:S))
)

Problem 1: 

Dependency Pairs Processor:
-> Pairs:
 0#(q1(1(x1:S))) -> 0#(1'(x1:S))
 0#(q1(1(x1:S))) -> 1'#(x1:S)
 0#(q1(1(x1:S))) -> Q2(0(1'(x1:S)))
 0#(q2(0(x1:S))) -> 0#(0(x1:S))
 0#(q2(0(x1:S))) -> Q2(0(0(x1:S)))
 0#(q2(1'(x1:S))) -> 0#(1'(x1:S))
 0#(q2(1'(x1:S))) -> Q2(0(1'(x1:S)))
 0'#(q1(1(x1:S))) -> 0'#(1'(x1:S))
 0'#(q1(1(x1:S))) -> 1'#(x1:S)
 0'#(q1(1(x1:S))) -> Q2(0'(1'(x1:S)))
 0'#(q2(0(x1:S))) -> 0'#(0(x1:S))
 0'#(q2(0(x1:S))) -> Q2(0'(0(x1:S)))
 0'#(q2(1'(x1:S))) -> 0'#(1'(x1:S))
 0'#(q2(1'(x1:S))) -> Q2(0'(1'(x1:S)))
 1'#(q1(1(x1:S))) -> 1'#(1'(x1:S))
 1'#(q1(1(x1:S))) -> 1'#(x1:S)
 1'#(q1(1(x1:S))) -> Q2(1'(1'(x1:S)))
 1'#(q2(0(x1:S))) -> 1'#(0(x1:S))
 1'#(q2(0(x1:S))) -> Q2(1'(0(x1:S)))
 1'#(q2(1'(x1:S))) -> 1'#(1'(x1:S))
 1'#(q2(1'(x1:S))) -> Q2(1'(1'(x1:S)))
 Q0(0(x1:S)) -> 0'#(q1(x1:S))
 Q0(0(x1:S)) -> Q1(x1:S)
 Q0(1'(x1:S)) -> 1'#(q3(x1:S))
 Q0(1'(x1:S)) -> Q3(x1:S)
 Q1(0(x1:S)) -> 0#(q1(x1:S))
 Q1(0(x1:S)) -> Q1(x1:S)
 Q1(1'(x1:S)) -> 1'#(q1(x1:S))
 Q1(1'(x1:S)) -> Q1(x1:S)
 Q2(0'(x1:S)) -> 0'#(q0(x1:S))
 Q2(0'(x1:S)) -> Q0(x1:S)
 Q3(1'(x1:S)) -> 1'#(q3(x1:S))
 Q3(1'(x1:S)) -> Q3(x1:S)
-> Rules:
 0(q1(1(x1:S))) -> q2(0(1'(x1:S)))
 0(q2(0(x1:S))) -> q2(0(0(x1:S)))
 0(q2(1'(x1:S))) -> q2(0(1'(x1:S)))
 0'(q1(1(x1:S))) -> q2(0'(1'(x1:S)))
 0'(q2(0(x1:S))) -> q2(0'(0(x1:S)))
 0'(q2(1'(x1:S))) -> q2(0'(1'(x1:S)))
 1'(q1(1(x1:S))) -> q2(1'(1'(x1:S)))
 1'(q2(0(x1:S))) -> q2(1'(0(x1:S)))
 1'(q2(1'(x1:S))) -> q2(1'(1'(x1:S)))
 q0(0(x1:S)) -> 0'(q1(x1:S))
 q0(1'(x1:S)) -> 1'(q3(x1:S))
 q1(0(x1:S)) -> 0(q1(x1:S))
 q1(1'(x1:S)) -> 1'(q1(x1:S))
 q2(0'(x1:S)) -> 0'(q0(x1:S))
 q3(1'(x1:S)) -> 1'(q3(x1:S))
 q3(b(x1:S)) -> b(q4(x1:S))

Problem 1: 

SCC Processor:
-> Pairs:
 0#(q1(1(x1:S))) -> 0#(1'(x1:S))
 0#(q1(1(x1:S))) -> 1'#(x1:S)
 0#(q1(1(x1:S))) -> Q2(0(1'(x1:S)))
 0#(q2(0(x1:S))) -> 0#(0(x1:S))
 0#(q2(0(x1:S))) -> Q2(0(0(x1:S)))
 0#(q2(1'(x1:S))) -> 0#(1'(x1:S))
 0#(q2(1'(x1:S))) -> Q2(0(1'(x1:S)))
 0'#(q1(1(x1:S))) -> 0'#(1'(x1:S))
 0'#(q1(1(x1:S))) -> 1'#(x1:S)
 0'#(q1(1(x1:S))) -> Q2(0'(1'(x1:S)))
 0'#(q2(0(x1:S))) -> 0'#(0(x1:S))
 0'#(q2(0(x1:S))) -> Q2(0'(0(x1:S)))
 0'#(q2(1'(x1:S))) -> 0'#(1'(x1:S))
 0'#(q2(1'(x1:S))) -> Q2(0'(1'(x1:S)))
 1'#(q1(1(x1:S))) -> 1'#(1'(x1:S))
 1'#(q1(1(x1:S))) -> 1'#(x1:S)
 1'#(q1(1(x1:S))) -> Q2(1'(1'(x1:S)))

popout

output may be truncated. 'popout' for the full output.

job log

popout

actions all output return to SRS Standard