details

property	value
status	complete
benchmark	OvConsOS_nokinds-noand.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n138.star.cs.uiowa.edu
space	Maude_06

run statistics

property	value
solver	AProVE
configuration	standard
runtime (wallclock)	2.32795 seconds
cpu usage	6.68135
user time	6.40825
system time	0.273103
max virtual memory	1.8475704E7
max residence set size	490404.0

stage attributes

key	value
starexec-result	YES

output

YES proof of /export/starexec/sandbox/benchmark/theBenchmark.xml # AProVE Commit ID: 794c25de1cacf0d048858bcd21c9a779e1221865 marcel 20200619 unpublished dirty Termination of the given CSR could be proven: (0) CSR (1) CSRRRRProof [EQUIVALENT, 92 ms] (2) CSR (3) CSRRRRProof [EQUIVALENT, 22 ms] (4) CSR (5) CSRRRRProof [EQUIVALENT, 26 ms] (6) CSR (7) CSDependencyPairsProof [EQUIVALENT, 57 ms] (8) QCSDP (9) QCSDependencyGraphProof [EQUIVALENT, 0 ms] (10) AND (11) QCSDP (12) QCSUsableRulesProof [EQUIVALENT, 0 ms] (13) QCSDP (14) QCSDPMuMonotonicPoloProof [EQUIVALENT, 17 ms] (15) QCSDP (16) QCSDependencyGraphProof [EQUIVALENT, 0 ms] (17) QCSDP (18) QCSDPSubtermProof [EQUIVALENT, 0 ms] (19) QCSDP (20) PIsEmptyProof [EQUIVALENT, 0 ms] (21) YES (22) QCSDP (23) QCSDPSubtermProof [EQUIVALENT, 0 ms] (24) QCSDP (25) QCSDependencyGraphProof [EQUIVALENT, 0 ms] (26) TRUE (27) QCSDP (28) QCSDPReductionPairProof [EQUIVALENT, 30 ms] (29) QCSDP (30) QCSDependencyGraphProof [EQUIVALENT, 0 ms] (31) TRUE ---------------------------------------- (0) Obligation: Context-sensitive rewrite system: The TRS R consists of the following rules: zeros -> cons(0, zeros) U11(tt) -> tt U21(tt) -> tt U31(tt) -> tt U41(tt, V2) -> U42(isNatIList(V2)) U42(tt) -> tt U51(tt, V2) -> U52(isNatList(V2)) U52(tt) -> tt U61(tt, V2) -> U62(isNatIList(V2)) U62(tt) -> tt U71(tt, L, N) -> U72(isNat(N), L) U72(tt, L) -> s(length(L)) U81(tt) -> nil U91(tt, IL, M, N) -> U92(isNat(M), IL, M, N) U92(tt, IL, M, N) -> U93(isNat(N), IL, M, N) U93(tt, IL, M, N) -> cons(N, take(M, IL)) isNat(0) -> tt isNat(length(V1)) -> U11(isNatList(V1)) isNat(s(V1)) -> U21(isNat(V1)) isNatIList(V) -> U31(isNatList(V)) isNatIList(zeros) -> tt isNatIList(cons(V1, V2)) -> U41(isNat(V1), V2) isNatList(nil) -> tt isNatList(cons(V1, V2)) -> U51(isNat(V1), V2) isNatList(take(V1, V2)) -> U61(isNat(V1), V2) length(nil) -> 0 length(cons(N, L)) -> U71(isNatList(L), L, N) take(0, IL) -> U81(isNatIList(IL)) take(s(M), cons(N, IL)) -> U91(isNatIList(IL), IL, M, N) The replacement map contains the following entries: zeros: empty set cons: {1} 0: empty set U11: {1} tt: empty set U21: {1} U31: {1} U41: {1} U42: {1} isNatIList: empty set U51: {1} U52: {1} isNatList: empty set U61: {1} U62: {1} U71: {1} U72: {1} isNat: empty set s: {1} length: {1} popout

output may be truncated. 'popout' for the full output.

job log

popout

actions

all output return to TRS Contextsensitive