Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #487511374
details
property
value
status
complete
benchmark
beans1.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n190.star.cs.uiowa.edu
space
Zantema_06
run statistics
property
value
solver
matchbox-2020-06-25
configuration
tc20-std.sh
runtime (wallclock)
0.569386959076 seconds
cpu usage
2.01267761
max memory
9.0451968E7
stage attributes
key
value
output-size
15474
starexec-result
YES
output
/export/starexec/sandbox2/solver/bin/starexec_run_tc20-std.sh /export/starexec/sandbox2/benchmark/theBenchmark.xml /export/starexec/sandbox2/output/output_files -------------------------------------------------------------------------------- YES ************************************************** summary ************************************************** SRS with 8 rules on 5 letters mirror SRS with 8 rules on 5 letters tile all, by Config { method = Forward,width = 2,unlabel = False} SRS with 63 rules on 18 letters weights SRS with 16 rules on 7 letters unlabel SRS with 4 rules on 3 letters DP SRS with 8 strict rules and 4 weak rules on 5 letters weights SRS with 0 strict rules and 4 weak rules on 3 letters EDG ************************************************** proof ************************************************** property Termination has value Just True for SRS [1, 2, 1] -> [2, 0, 2] {- Input 0 -} [0, 2, 1] -> [1, 0, 2] {- Input 1 -} [L, 2, 1] -> [L, 1, 0, 2] {- Input 2 -} [1, 2, 0] -> [2, 0, 1] {- Input 3 -} [1, 2, R] -> [2, 0, 1, R] {- Input 4 -} [0, 2, 0] -> [1, 0, 1] {- Input 5 -} [L, 2, 0] -> [L, 1, 0, 1] {- Input 6 -} [0, 2, R] -> [1, 0, 1, R] {- Input 7 -} reason mirror property Termination has value Just True for SRS [1, 2, 1] -> [2, 0, 2] {- Mirror (Input 0) -} [1, 2, 0] -> [2, 0, 1] {- Mirror (Input 1) -} [1, 2, L] -> [2, 0, 1, L] {- Mirror (Input 2) -} [0, 2, 1] -> [1, 0, 2] {- Mirror (Input 3) -} [R, 2, 1] -> [R, 1, 0, 2] {- Mirror (Input 4) -} [0, 2, 0] -> [1, 0, 1] {- Mirror (Input 5) -} [0, 2, L] -> [1, 0, 1, L] {- Mirror (Input 6) -} [R, 2, 0] -> [R, 1, 0, 1] {- Mirror (Input 7) -} reason Tiling { method = Forward, width = 2, state_type = Bit64, map_type = Enum, unlabel = False, print_completion_steps = False, print_tiles = False, verbose = False, tracing = False} steps 2 using 18 tiles tile all rules steps: 2 property Termination has value Just True for SRS [[<, 1], [1, 2], [2, 1], [1, >]] -> [ [<, 2] , [2, 0] , [0, 2] , [ 2 , > ] ] {- Semlab 0 (Concon 0 (Mirror (Input 0))) -} [[<, 1], [1, 2], [2, 1], [1, 1]] -> [ [<, 2] , [2, 0] , [0, 2] , [ 2 , 1 ] ] {- Semlab 0 (Concon 1 (Mirror (Input 0))) -} [[<, 1], [1, 2], [2, 1], [1, 2]] -> [ [<, 2] , [2, 0] , [0, 2] , [ 2 , 2 ] ] {- Semlab 0 (Concon 2 (Mirror (Input 0))) -} [[<, 1], [1, 2], [2, 1], [1, 0]] -> [ [<, 2] , [2, 0] , [0, 2] , [ 2 , 0 ] ] {- Semlab 0 (Concon 3 (Mirror (Input 0))) -} [[<, 1], [1, 2], [2, 1], [1, L]] -> [ [<, 2] , [2, 0] , [0, 2] , [ 2 , L ] ] {- Semlab 0 (Concon 4 (Mirror (Input 0))) -} [[1, 1], [1, 2], [2, 1], [1, >]] -> [ [1, 2] , [2, 0] , [0, 2] , [ 2 , > ] ] {- Semlab 1 (Concon 0 (Mirror (Input 0))) -} [[1, 1], [1, 2], [2, 1], [1, 1]] -> [ [1, 2] , [2, 0] , [0, 2] , [ 2 , 1 ] ] {- Semlab 1 (Concon 1 (Mirror (Input 0))) -} [[1, 1], [1, 2], [2, 1], [1, 2]] -> [ [1, 2] , [2, 0] , [0, 2] , [ 2 , 2 ] ] {- Semlab 1 (Concon 2 (Mirror (Input 0))) -} [[1, 1], [1, 2], [2, 1], [1, 0]] -> [ [1, 2] , [2, 0] , [0, 2] , [ 2 , 0 ] ] {- Semlab 1 (Concon 3 (Mirror (Input 0))) -} [[1, 1], [1, 2], [2, 1], [1, L]] -> [ [1, 2] , [2, 0] , [0, 2] , [ 2 , L ] ] {- Semlab 1 (Concon 4 (Mirror (Input 0))) -} [[2, 1], [1, 2], [2, 1], [1, >]] -> [ [2, 2] , [2, 0] , [0, 2] , [ 2 , > ] ] {- Semlab 2 (Concon 0 (Mirror (Input 0))) -} [[2, 1], [1, 2], [2, 1], [1, 1]] -> [ [2, 2] , [2, 0] , [0, 2] , [ 2 , 1 ] ] {- Semlab 2 (Concon 1 (Mirror (Input 0))) -} [[2, 1], [1, 2], [2, 1], [1, 2]] -> [ [2, 2] , [2, 0] , [0, 2] , [ 2 , 2 ] ] {- Semlab 2 (Concon 2 (Mirror (Input 0))) -} [[2, 1], [1, 2], [2, 1], [1, 0]] -> [ [2, 2] , [2, 0] , [0, 2] , [ 2 , 0 ] ] {- Semlab 2 (Concon 3 (Mirror (Input 0))) -} [[2, 1], [1, 2], [2, 1], [1, L]] -> [ [2, 2] , [2, 0] , [0, 2] , [ 2 , L ] ] {- Semlab 2 (Concon 4 (Mirror (Input 0))) -} [[0, 1], [1, 2], [2, 1], [1, >]] -> [ [0, 2] , [2, 0] , [0, 2] , [ 2 , > ] ] {- Semlab 3 (Concon 0 (Mirror (Input 0))) -} [[0, 1], [1, 2], [2, 1], [1, 1]] -> [ [0, 2] , [2, 0] , [0, 2] , [ 2 , 1 ] ] {- Semlab 3 (Concon 1 (Mirror (Input 0))) -} [[0, 1], [1, 2], [2, 1], [1, 2]] -> [ [0, 2] , [2, 0] , [0, 2] , [ 2 , 2 ] ] {- Semlab 3 (Concon 2 (Mirror (Input 0))) -} [[0, 1], [1, 2], [2, 1], [1, 0]] -> [ [0, 2] , [2, 0] , [0, 2] , [ 2 , 0 ] ] {- Semlab 3 (Concon 3 (Mirror (Input 0))) -} [[0, 1], [1, 2], [2, 1], [1, L]] -> [ [0, 2] , [2, 0] , [0, 2] , [ 2 , L ] ] {- Semlab 3 (Concon 4 (Mirror (Input 0))) -} [[R, 1], [1, 2], [2, 1], [1, >]] -> [ [R, 2] , [2, 0] , [0, 2] , [ 2 , > ] ] {- Semlab 4 (Concon 0 (Mirror (Input 0))) -} [[R, 1], [1, 2], [2, 1], [1, 1]] -> [ [R, 2] , [2, 0] , [0, 2] , [ 2 , 1 ] ] {- Semlab 4 (Concon 1 (Mirror (Input 0))) -} [[R, 1], [1, 2], [2, 1], [1, 2]] -> [ [R, 2] , [2, 0] , [0, 2] , [ 2 , 2 ] ] {- Semlab 4 (Concon 2 (Mirror (Input 0))) -} [[R, 1], [1, 2], [2, 1], [1, 0]] -> [ [R, 2] , [2, 0] , [0, 2] , [ 2 , 0 ] ] {- Semlab 4 (Concon 3 (Mirror (Input 0))) -} [[R, 1], [1, 2], [2, 1], [1, L]] -> [ [R, 2] , [2, 0] , [0, 2] , [ 2 , L ] ] {- Semlab 4 (Concon 4 (Mirror (Input 0))) -} [[<, 1], [1, 2], [2, 0], [0, 1]] -> [ [<, 2] , [2, 0] , [0, 1] , [ 1 , 1 ] ] {- Semlab 0 (Concon 0 (Mirror (Input 1))) -} [[<, 1], [1, 2], [2, 0], [0, 2]] -> [ [<, 2] , [2, 0] , [0, 1] , [ 1 , 2 ] ] {- Semlab 0 (Concon 1 (Mirror (Input 1))) -} [[1, 1], [1, 2], [2, 0], [0, 1]] -> [ [1, 2] , [2, 0] , [0, 1] , [ 1 , 1 ] ] {- Semlab 1 (Concon 0 (Mirror (Input 1))) -} [[1, 1], [1, 2], [2, 0], [0, 2]] -> [ [1, 2] , [2, 0] , [0, 1] , [ 1 , 2 ] ] {- Semlab 1 (Concon 1 (Mirror (Input 1))) -} [[2, 1], [1, 2], [2, 0], [0, 1]] -> [ [2, 2] , [2, 0] , [0, 1] , [ 1 , 1 ] ] {- Semlab 2 (Concon 0 (Mirror (Input 1))) -} [[2, 1], [1, 2], [2, 0], [0, 2]] -> [ [2, 2] , [2, 0] , [0, 1] , [ 1 , 2 ] ] {- Semlab 2 (Concon 1 (Mirror (Input 1))) -} [[0, 1], [1, 2], [2, 0], [0, 1]] -> [ [0, 2] , [2, 0] , [0, 1] , [ 1 , 1 ] ] {- Semlab 3 (Concon 0 (Mirror (Input 1))) -} [[0, 1], [1, 2], [2, 0], [0, 2]] -> [ [0, 2] , [2, 0] , [0, 1] , [ 1 , 2 ] ] {- Semlab 3 (Concon 1 (Mirror (Input 1))) -} [[R, 1], [1, 2], [2, 0], [0, 1]] -> [ [R, 2] , [2, 0] , [0, 1] , [ 1 , 1 ] ] {- Semlab 4 (Concon 0 (Mirror (Input 1))) -} [[R, 1], [1, 2], [2, 0], [0, 2]] -> [ [R, 2] , [2, 0] , [0, 1] , [ 1 , 2 ] ] {- Semlab 4 (Concon 1 (Mirror (Input 1))) -} [[<, 1], [1, 2], [2, L], [L, >]] -> [ [<, 2] , [2, 0] , [0, 1] , [1, L] , [ L , > ] ] {- Semlab 0 (Concon 0 (Mirror (Input 2))) -} [[1, 1], [1, 2], [2, L], [L, >]] -> [ [1, 2] , [2, 0] , [0, 1] , [1, L] , [ L , > ] ] {- Semlab 1 (Concon 0 (Mirror (Input 2))) -} [[2, 1], [1, 2], [2, L], [L, >]] -> [ [2, 2] , [2, 0] , [0, 1] , [1, L] , [ L , > ] ] {- Semlab 2 (Concon 0 (Mirror (Input 2))) -} [[0, 1], [1, 2], [2, L], [L, >]] -> [ [0, 2] , [2, 0] , [0, 1] , [1, L] , [ L , > ] ] {- Semlab 3 (Concon 0 (Mirror (Input 2))) -} [[R, 1], [1, 2], [2, L], [L, >]] -> [ [R, 2] , [2, 0] , [0, 1] , [1, L] , [ L , > ] ] {- Semlab 4 (Concon 0 (Mirror (Input 2))) -} [[1, 0], [0, 2], [2, 1], [1, >]] -> [ [1, 1] , [1, 0] , [0, 2] , [ 2 , > ] ] {- Semlab 0 (Concon 0 (Mirror (Input 3))) -} [[1, 0], [0, 2], [2, 1], [1, 1]] -> [ [1, 1] , [1, 0] , [0, 2] , [ 2 , 1 ] ] {- Semlab 0 (Concon 1 (Mirror (Input 3))) -} [[1, 0], [0, 2], [2, 1], [1, 2]] -> [ [1, 1] , [1, 0] , [0, 2] , [ 2 , 2 ] ] {- Semlab 0 (Concon 2 (Mirror (Input 3))) -} [[1, 0], [0, 2], [2, 1], [1, 0]] -> [ [1, 1] , [1, 0] , [0, 2] , [ 2 , 0 ] ] {- Semlab 0 (Concon 3 (Mirror (Input 3))) -} [[1, 0], [0, 2], [2, 1], [1, L]] -> [ [1, 1] , [1, 0] , [0, 2] , [ 2 , L ] ] {- Semlab 0 (Concon 4 (Mirror (Input 3))) -}
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard