Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #487512522
details
property
value
status
complete
benchmark
size-12-alpha-3-num-74.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n133.star.cs.uiowa.edu
space
Waldmann_07_size12
run statistics
property
value
solver
MultumNonMulta 3.16 29 June 2020 60G
configuration
default
runtime (wallclock)
1.0380179882 seconds
cpu usage
2.69562975
max memory
5.6979456E8
stage attributes
key
value
output-size
15201
starexec-result
YES
output
/export/starexec/sandbox2/solver/bin/starexec_run_default /export/starexec/sandbox2/benchmark/theBenchmark.xml /export/starexec/sandbox2/output/output_files -------------------------------------------------------------------------------- YES After renaming modulo { a->0, b->1, c->2 }, it remains to prove termination of the 5-rule system { 0 -> , 0 0 -> 1 , 1 -> 2 , 1 2 -> 2 1 0 , 2 -> } The system was reversed. After renaming modulo { 0->0, 1->1, 2->2 }, it remains to prove termination of the 5-rule system { 0 -> , 0 0 -> 1 , 1 -> 2 , 2 1 -> 0 1 2 , 2 -> } Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019]. After renaming modulo { (0,0)->0, (0,1)->1, (0,2)->2, (0,4)->3, (1,0)->4, (1,1)->5, (1,2)->6, (1,4)->7, (2,0)->8, (2,1)->9, (2,2)->10, (2,4)->11, (3,0)->12, (3,1)->13, (3,2)->14, (3,4)->15 }, it remains to prove termination of the 80-rule system { 0 0 -> 0 , 0 1 -> 1 , 0 2 -> 2 , 0 3 -> 3 , 4 0 -> 4 , 4 1 -> 5 , 4 2 -> 6 , 4 3 -> 7 , 8 0 -> 8 , 8 1 -> 9 , 8 2 -> 10 , 8 3 -> 11 , 12 0 -> 12 , 12 1 -> 13 , 12 2 -> 14 , 12 3 -> 15 , 0 0 0 -> 1 4 , 0 0 1 -> 1 5 , 0 0 2 -> 1 6 , 0 0 3 -> 1 7 , 4 0 0 -> 5 4 , 4 0 1 -> 5 5 , 4 0 2 -> 5 6 , 4 0 3 -> 5 7 , 8 0 0 -> 9 4 , 8 0 1 -> 9 5 , 8 0 2 -> 9 6 , 8 0 3 -> 9 7 , 12 0 0 -> 13 4 , 12 0 1 -> 13 5 , 12 0 2 -> 13 6 , 12 0 3 -> 13 7 , 1 4 -> 2 8 , 1 5 -> 2 9 , 1 6 -> 2 10 , 1 7 -> 2 11 , 5 4 -> 6 8 , 5 5 -> 6 9 , 5 6 -> 6 10 , 5 7 -> 6 11 , 9 4 -> 10 8 , 9 5 -> 10 9 , 9 6 -> 10 10 , 9 7 -> 10 11 , 13 4 -> 14 8 , 13 5 -> 14 9 , 13 6 -> 14 10 , 13 7 -> 14 11 , 2 9 4 -> 0 1 6 8 , 2 9 5 -> 0 1 6 9 , 2 9 6 -> 0 1 6 10 , 2 9 7 -> 0 1 6 11 , 6 9 4 -> 4 1 6 8 , 6 9 5 -> 4 1 6 9 , 6 9 6 -> 4 1 6 10 , 6 9 7 -> 4 1 6 11 , 10 9 4 -> 8 1 6 8 , 10 9 5 -> 8 1 6 9 , 10 9 6 -> 8 1 6 10 , 10 9 7 -> 8 1 6 11 , 14 9 4 -> 12 1 6 8 , 14 9 5 -> 12 1 6 9 , 14 9 6 -> 12 1 6 10 , 14 9 7 -> 12 1 6 11 , 2 8 -> 0 , 2 9 -> 1 , 2 10 -> 2 , 2 11 -> 3 ,
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard