Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #487512538
details
property
value
status
complete
benchmark
size-12-alpha-3-num-174.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n186.star.cs.uiowa.edu
space
Waldmann_07_size12
run statistics
property
value
solver
matchbox-2020-06-25
configuration
tc20-std.sh
runtime (wallclock)
74.5865650177 seconds
cpu usage
296.111149494
max memory
3.98206976E9
stage attributes
key
value
output-size
5936
starexec-result
NO
output
/export/starexec/sandbox2/solver/bin/starexec_run_tc20-std.sh /export/starexec/sandbox2/benchmark/theBenchmark.xml /export/starexec/sandbox2/output/output_files -------------------------------------------------------------------------------- NO ************************************************** summary ************************************************** SRS with 3 rules on 3 letters looping SRS derivation Closure source : aaaaaaab target : bacbbacaaaaaaabaa steps : 32 strict : True last_rule_app_source : 0 last_rule_app_target : 14 ************************************************** proof ************************************************** property Termination has value Just False for SRS [a] -> [] {- Input 0 -} [a, b] -> [b, a, c, a, a] {- Input 1 -} [c, c, c] -> [b] {- Input 2 -} reason Nontermination looping SRS derivation Closure source : aaaaaaab target : bacbbacaaaaaaabaa steps : 32 strict : True last_rule_app_source : 0 last_rule_app_target : 14 reason : Overlap (Inside 14) Overlap (Inside 16) Overlap (Inside 16) Overlap (Inside 16) Overlap (Inside 15) Overlap (Inside 15) Overlap (Inside 15) Overlap (Inside 4) Overlap (Inside 5) Overlap (Inside 7) Overlap (Inside 7) Overlap (Inside 7) Overlap (Inside 6) Overlap (Inside 6) Overlap (Inside 6) Overlap (Inside 3) Overlap (Inside 4) Overlap (Left 1) Overlap (Inside 1) Overlap (Inside 2) Overlap (Inside 3) Overlap (Inside 3) Overlap (Left 1) Overlap (Inside 2) Overlap (Inside 2) Overlap (Inside 2) Overlap (Inside 1) Overlap (Left 1) Overlap (Left 1) Overlap (Left 1) Overlap (Left 1) Rule 1 Rule 1 Rule 1 Rule 1 Rule 1 Rule 0 Rule 0 Rule 0 Rule 0 Rule 1 Rule 0 Rule 0 Rule 2 Rule 1 Rule 1 Rule 1 Rule 1 Rule 0 Rule 0 Rule 0 Rule 0 Rule 0 Rule 0 Rule 2 Rule 1 Rule 0 Rule 0 Rule 0 Rule 0 Rule 0 Rule 0
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard