Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #487514190
details
property
value
status
complete
benchmark
5011.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n134.star.cs.uiowa.edu
space
ICFP_2010
run statistics
property
value
solver
MultumNonMulta 3.16 29 June 2020 60G
configuration
default
runtime (wallclock)
1.3786740303 seconds
cpu usage
3.952104463
max memory
7.91535616E8
stage attributes
key
value
output-size
145717
starexec-result
YES
output
/export/starexec/sandbox2/solver/bin/starexec_run_default /export/starexec/sandbox2/benchmark/theBenchmark.xml /export/starexec/sandbox2/output/output_files -------------------------------------------------------------------------------- YES After renaming modulo { 0->0, 2->1, 1->2, 4->3, 5->4, 3->5 }, it remains to prove termination of the 23-rule system { 0 1 2 -> 0 3 0 2 3 4 2 4 0 2 , 2 2 5 -> 2 1 2 1 1 1 4 2 3 1 , 0 0 0 5 -> 3 1 3 0 1 4 5 5 3 4 , 2 0 1 5 -> 2 2 1 4 3 2 1 3 5 1 , 2 5 4 5 -> 5 4 3 4 1 3 5 1 4 3 , 0 1 5 2 5 -> 2 0 2 1 2 5 2 5 2 1 , 0 5 3 4 5 -> 1 0 1 4 2 1 3 3 4 4 , 0 4 1 2 5 -> 1 3 1 4 1 3 5 0 1 3 , 1 2 5 2 0 -> 0 2 3 4 2 4 4 1 5 0 , 0 4 1 1 1 0 -> 1 4 3 5 0 1 4 2 1 2 , 1 0 0 4 1 0 -> 3 0 3 1 2 3 3 3 0 2 , 1 0 4 5 0 1 -> 1 4 5 4 2 3 4 0 0 1 , 1 2 0 1 2 4 -> 1 4 3 2 5 1 1 4 3 4 , 4 2 4 2 0 1 -> 3 4 0 0 3 5 2 2 0 3 , 0 4 1 1 1 2 0 -> 0 5 1 5 2 3 2 0 2 0 , 0 4 5 4 5 2 4 -> 0 2 5 3 0 2 3 4 2 4 , 2 2 4 2 3 3 5 -> 2 0 5 3 3 2 0 1 4 4 , 2 5 1 5 0 4 5 -> 2 3 0 2 4 3 0 5 1 4 , 2 4 1 3 1 2 2 -> 3 3 2 3 2 3 5 2 0 5 , 1 0 1 0 1 2 0 -> 1 0 1 5 3 1 3 3 3 0 , 1 3 4 4 2 5 4 -> 1 2 1 2 3 3 3 5 3 3 , 5 0 0 4 4 1 2 -> 0 1 3 5 1 5 1 2 0 5 , 5 2 4 1 5 0 4 -> 4 5 3 0 3 4 1 0 0 3 } The system was reversed. After renaming modulo { 2->0, 1->1, 0->2, 4->3, 3->4, 5->5 }, it remains to prove termination of the 23-rule system { 0 1 2 -> 0 2 3 0 3 4 0 2 4 2 , 5 0 0 -> 1 4 0 3 1 1 1 0 1 0 , 5 2 2 2 -> 3 4 5 5 3 1 2 4 1 4 , 5 1 2 0 -> 1 5 4 1 0 4 3 1 0 0 , 5 3 5 0 -> 4 3 1 5 4 1 3 4 3 5 , 5 0 5 1 2 -> 1 0 5 0 5 0 1 0 2 0 , 5 3 4 5 2 -> 3 3 4 4 1 0 3 1 2 1 , 5 0 1 3 2 -> 4 1 2 5 4 1 3 1 4 1 , 2 0 5 0 1 -> 2 5 1 3 3 0 3 4 0 2 , 2 1 1 1 3 2 -> 0 1 0 3 1 2 5 4 3 1 , 2 1 3 2 2 1 -> 0 2 4 4 4 0 1 4 2 4 , 1 2 5 3 2 1 -> 1 2 2 3 4 0 3 5 3 1 , 3 0 1 2 0 1 -> 3 4 3 1 1 5 0 4 3 1 , 1 2 0 3 0 3 -> 4 2 0 0 5 4 2 2 3 4 , 2 0 1 1 1 3 2 -> 2 0 2 0 4 0 5 1 5 2 , 3 0 5 3 5 3 2 -> 3 0 3 4 0 2 4 5 0 2 , 5 4 4 0 3 0 0 -> 3 3 1 2 0 4 4 5 2 0 , 5 3 2 5 1 5 0 -> 3 1 5 2 4 3 0 2 4 0 , 0 0 1 4 1 3 0 -> 5 2 0 5 4 0 4 0 4 4 , 2 0 1 2 1 2 1 -> 2 4 4 4 1 4 5 1 2 1 , 3 5 0 3 3 4 1 -> 4 4 5 4 4 4 0 1 0 1 , 0 1 3 3 2 2 5 -> 5 2 0 1 5 1 5 4 1 2 , 3 2 5 1 3 0 5 -> 4 2 2 1 3 4 2 4 5 3 } Applying sparse untiling TRFCU(2) [Geser/Hofbauer/Waldmann, FSCD 2019]. After renaming modulo { 0->0, 1->1, 2->2, 3->3, 4->4, 5->5 }, it remains to prove termination of the 14-rule system { 0 1 2 -> 0 2 3 0 3 4 0 2 4 2 , 5 0 0 -> 1 4 0 3 1 1 1 0 1 0 , 5 2 2 2 -> 3 4 5 5 3 1 2 4 1 4 , 5 1 2 0 -> 1 5 4 1 0 4 3 1 0 0 , 5 3 5 0 -> 4 3 1 5 4 1 3 4 3 5 , 5 0 5 1 2 -> 1 0 5 0 5 0 1 0 2 0 , 5 3 4 5 2 -> 3 3 4 4 1 0 3 1 2 1 , 2 0 5 0 1 -> 2 5 1 3 3 0 3 4 0 2 , 3 0 1 2 0 1 -> 3 4 3 1 1 5 0 4 3 1 , 1 2 0 3 0 3 -> 4 2 0 0 5 4 2 2 3 4 , 5 4 4 0 3 0 0 -> 3 3 1 2 0 4 4 5 2 0 , 0 0 1 4 1 3 0 -> 5 2 0 5 4 0 4 0 4 4 , 2 0 1 2 1 2 1 -> 2 4 4 4 1 4 5 1 2 1 , 3 5 0 3 3 4 1 -> 4 4 5 4 4 4 0 1 0 1 } Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019]. After renaming modulo { (0,0)->0, (0,1)->1, (1,2)->2, (2,0)->3, (0,2)->4, (2,3)->5, (3,0)->6, (0,3)->7, (3,4)->8, (4,0)->9, (2,4)->10, (4,2)->11, (2,1)->12, (2,2)->13, (2,5)->14, (2,7)->15, (1,0)->16, (5,0)->17, (6,0)->18, (0,5)->19, (1,4)->20, (3,1)->21, (1,1)->22, (0,4)->23, (0,7)->24, (1,5)->25, (3,5)->26, (4,5)->27, (4,1)->28, (5,5)->29, (5,1)->30, (6,5)->31, (6,1)->32, (5,2)->33, (5,3)->34, (4,3)->35, (4,4)->36, (4,7)->37, (1,3)->38, (3,3)->39, (6,3)->40, (5,4)->41, (5,7)->42, (6,4)->43, (1,7)->44, (6,2)->45 }, it remains to prove termination of the 658-rule system { 0 1 2 3 -> 0 4 5 6 7 8 9 4 10 11 3 , 0 1 2 12 -> 0 4 5 6 7 8 9 4 10 11 12 , 0 1 2 13 -> 0 4 5 6 7 8 9 4 10 11 13 , 0 1 2 5 -> 0 4 5 6 7 8 9 4 10 11 5 , 0 1 2 10 -> 0 4 5 6 7 8 9 4 10 11 10 , 0 1 2 14 -> 0 4 5 6 7 8 9 4 10 11 14 , 0 1 2 15 -> 0 4 5 6 7 8 9 4 10 11 15 , 16 1 2 3 -> 16 4 5 6 7 8 9 4 10 11 3 , 16 1 2 12 -> 16 4 5 6 7 8 9 4 10 11 12 , 16 1 2 13 -> 16 4 5 6 7 8 9 4 10 11 13 , 16 1 2 5 -> 16 4 5 6 7 8 9 4 10 11 5 , 16 1 2 10 -> 16 4 5 6 7 8 9 4 10 11 10 ,
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard