Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #487514964
details
property
value
status
complete
benchmark
3939.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n126.star.cs.uiowa.edu
space
ICFP_2010
run statistics
property
value
solver
MultumNonMulta 3.16 29 June 2020 60G
configuration
default
runtime (wallclock)
5.04830908775 seconds
cpu usage
18.437870671
max memory
4.194521088E9
stage attributes
key
value
output-size
143800
starexec-result
YES
output
/export/starexec/sandbox/solver/bin/starexec_run_default /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files -------------------------------------------------------------------------------- YES After renaming modulo { 0->0, 4->1, 2->2, 5->3, 3->4, 1->5 }, it remains to prove termination of the 50-rule system { 0 1 2 -> 3 4 4 4 3 0 4 5 5 4 , 2 4 0 1 -> 2 4 4 3 4 5 5 3 4 2 , 4 0 0 1 -> 4 0 4 1 4 0 4 0 4 2 , 5 5 0 0 2 -> 5 5 3 0 1 1 5 1 5 2 , 5 2 0 4 2 -> 1 2 0 4 1 4 1 4 3 4 , 1 0 3 4 2 -> 2 1 5 4 5 1 5 2 4 2 , 3 2 0 0 1 -> 3 4 0 4 3 4 0 4 0 2 , 3 1 2 0 0 -> 3 1 3 0 5 4 3 4 5 5 , 0 5 0 0 0 0 -> 0 2 2 3 0 5 3 3 2 5 , 5 2 3 4 0 0 -> 1 4 0 3 0 2 1 4 4 3 , 5 4 2 1 5 0 -> 1 4 2 5 2 1 1 5 3 0 , 5 4 1 0 0 0 -> 5 3 4 2 2 4 4 5 1 5 , 2 0 2 0 0 0 -> 2 3 5 0 5 4 5 4 0 0 , 2 1 0 1 5 0 -> 2 5 1 5 3 2 3 0 1 5 , 4 0 0 0 0 5 -> 2 4 4 0 3 5 3 5 0 5 , 4 0 0 5 3 2 -> 2 1 1 1 5 1 5 0 5 4 , 4 2 1 5 0 3 -> 4 4 4 5 5 1 1 5 0 3 , 4 4 1 0 0 0 -> 4 0 4 4 4 1 4 4 0 0 , 1 4 2 0 0 3 -> 5 0 3 0 2 1 5 4 0 3 , 1 3 4 0 5 0 -> 1 0 4 5 4 5 0 1 2 5 , 3 5 2 0 0 1 -> 3 4 4 3 5 0 4 3 2 2 , 0 4 4 0 0 2 0 -> 0 4 4 5 5 4 3 1 4 0 , 0 3 1 0 0 5 0 -> 1 1 1 1 5 1 3 5 5 0 , 5 0 0 1 1 0 2 -> 3 1 3 3 0 1 3 2 2 1 , 5 2 0 0 3 5 2 -> 1 2 1 0 4 3 4 0 1 2 , 5 4 2 1 1 2 0 -> 5 5 4 5 3 3 2 5 4 0 , 5 4 1 0 0 0 2 -> 0 5 2 5 1 5 4 5 2 1 , 2 0 0 0 5 1 3 -> 3 0 1 0 2 3 1 3 3 1 , 2 0 5 0 0 0 2 -> 4 2 4 5 4 0 4 0 2 1 , 2 0 5 0 0 3 1 -> 2 1 5 2 2 0 3 0 5 1 , 2 0 1 3 4 2 0 -> 2 4 2 4 5 0 4 0 4 1 , 2 0 3 5 4 5 2 -> 2 4 2 3 3 5 2 4 4 0 , 2 0 3 5 4 4 2 -> 4 1 4 4 4 1 1 5 1 2 , 2 2 4 0 0 2 0 -> 2 5 3 0 1 3 2 4 0 0 , 2 2 1 1 0 0 1 -> 2 4 4 1 3 3 0 1 0 2 , 2 3 2 0 5 0 1 -> 4 1 3 0 0 4 5 4 0 1 , 4 0 0 4 4 5 2 -> 4 3 2 3 5 2 5 1 5 2 , 4 0 0 3 4 5 2 -> 4 5 3 1 4 0 1 5 1 1 , 4 2 0 2 2 0 3 -> 4 2 0 5 4 1 4 1 5 3 , 4 2 2 1 5 0 0 -> 4 3 0 1 3 0 1 0 4 5 , 4 2 3 0 0 0 0 -> 2 1 3 3 3 5 4 3 1 5 , 4 1 5 0 0 0 5 -> 4 2 1 3 0 2 1 4 4 5 , 4 1 5 5 1 5 4 -> 4 3 5 0 3 0 5 4 5 3 , 1 0 0 4 1 1 3 -> 2 1 5 4 5 4 1 2 2 1 , 1 1 0 2 0 0 0 -> 0 2 0 4 0 1 5 4 0 5 , 3 5 2 0 0 5 2 -> 0 2 3 1 5 3 0 2 2 1 , 3 2 0 0 5 5 5 -> 0 2 5 5 0 0 4 5 5 5 , 3 2 0 1 4 1 1 -> 3 1 5 0 3 0 2 1 1 1 , 3 2 1 0 0 2 0 -> 3 2 5 1 3 4 0 2 5 5 , 3 1 0 5 1 2 3 -> 3 2 1 1 4 4 4 0 1 3 } Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019]. After renaming modulo { (0,0)->0, (0,1)->1, (1,2)->2, (2,0)->3, (0,3)->4, (3,4)->5, (4,4)->6, (4,3)->7, (3,0)->8, (0,4)->9, (4,5)->10, (5,5)->11, (5,4)->12, (4,0)->13, (2,1)->14, (4,1)->15, (2,2)->16, (4,2)->17, (2,3)->18, (2,4)->19, (2,5)->20, (2,7)->21, (4,7)->22, (1,0)->23, (1,3)->24, (3,3)->25, (5,0)->26, (5,3)->27, (6,0)->28, (6,3)->29, (0,2)->30, (1,1)->31, (1,4)->32, (1,5)->33, (1,7)->34, (3,2)->35, (5,2)->36, (6,2)->37, (6,4)->38, (0,5)->39, (5,1)->40, (3,5)->41, (6,5)->42, (3,1)->43, (6,1)->44, (0,7)->45, (5,7)->46, (3,7)->47 }, it remains to prove termination of the 2450-rule system { 0 1 2 3 -> 4 5 6 6 7 8 9 10 11 12 13 , 0 1 2 14 -> 4 5 6 6 7 8 9 10 11 12 15 , 0 1 2 16 -> 4 5 6 6 7 8 9 10 11 12 17 , 0 1 2 18 -> 4 5 6 6 7 8 9 10 11 12 7 , 0 1 2 19 -> 4 5 6 6 7 8 9 10 11 12 6 , 0 1 2 20 -> 4 5 6 6 7 8 9 10 11 12 10 , 0 1 2 21 -> 4 5 6 6 7 8 9 10 11 12 22 , 23 1 2 3 -> 24 5 6 6 7 8 9 10 11 12 13 , 23 1 2 14 -> 24 5 6 6 7 8 9 10 11 12 15 , 23 1 2 16 -> 24 5 6 6 7 8 9 10 11 12 17 , 23 1 2 18 -> 24 5 6 6 7 8 9 10 11 12 7 , 23 1 2 19 -> 24 5 6 6 7 8 9 10 11 12 6 , 23 1 2 20 -> 24 5 6 6 7 8 9 10 11 12 10 , 23 1 2 21 -> 24 5 6 6 7 8 9 10 11 12 22 , 3 1 2 3 -> 18 5 6 6 7 8 9 10 11 12 13 , 3 1 2 14 -> 18 5 6 6 7 8 9 10 11 12 15 , 3 1 2 16 -> 18 5 6 6 7 8 9 10 11 12 17 , 3 1 2 18 -> 18 5 6 6 7 8 9 10 11 12 7 , 3 1 2 19 -> 18 5 6 6 7 8 9 10 11 12 6 , 3 1 2 20 -> 18 5 6 6 7 8 9 10 11 12 10 , 3 1 2 21 -> 18 5 6 6 7 8 9 10 11 12 22 , 8 1 2 3 -> 25 5 6 6 7 8 9 10 11 12 13 , 8 1 2 14 -> 25 5 6 6 7 8 9 10 11 12 15 , 8 1 2 16 -> 25 5 6 6 7 8 9 10 11 12 17 , 8 1 2 18 -> 25 5 6 6 7 8 9 10 11 12 7 , 8 1 2 19 -> 25 5 6 6 7 8 9 10 11 12 6 , 8 1 2 20 -> 25 5 6 6 7 8 9 10 11 12 10 , 8 1 2 21 -> 25 5 6 6 7 8 9 10 11 12 22 , 13 1 2 3 -> 7 5 6 6 7 8 9 10 11 12 13 , 13 1 2 14 -> 7 5 6 6 7 8 9 10 11 12 15 , 13 1 2 16 -> 7 5 6 6 7 8 9 10 11 12 17 , 13 1 2 18 -> 7 5 6 6 7 8 9 10 11 12 7 , 13 1 2 19 -> 7 5 6 6 7 8 9 10 11 12 6 , 13 1 2 20 -> 7 5 6 6 7 8 9 10 11 12 10 ,
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard