Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #487515954
details
property
value
status
complete
benchmark
4106.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n030.star.cs.uiowa.edu
space
ICFP_2010
run statistics
property
value
solver
MultumNonMulta 3.16 29 June 2020 60G
configuration
default
runtime (wallclock)
2.44428277016 seconds
cpu usage
8.34073798
max memory
1.658404864E9
stage attributes
key
value
output-size
155809
starexec-result
YES
output
/export/starexec/sandbox2/solver/bin/starexec_run_default /export/starexec/sandbox2/benchmark/theBenchmark.xml /export/starexec/sandbox2/output/output_files -------------------------------------------------------------------------------- YES After renaming modulo { 2->0, 5->1, 4->2, 0->3, 1->4, 3->5 }, it remains to prove termination of the 29-rule system { 0 1 -> 0 2 3 3 2 4 3 3 4 5 , 0 1 -> 0 2 5 3 0 0 0 4 2 5 , 4 1 3 -> 4 2 2 2 2 3 2 3 4 4 , 0 5 1 -> 0 2 3 3 4 1 4 0 0 4 , 0 1 1 -> 0 3 5 3 2 3 5 5 5 2 , 2 1 2 -> 2 4 4 4 0 4 2 1 0 2 , 0 5 3 2 -> 0 3 3 4 4 5 3 0 2 2 , 1 1 4 3 -> 5 0 0 3 1 4 5 2 3 2 , 5 4 1 0 1 -> 5 3 0 2 4 0 3 3 1 0 , 3 0 1 2 5 0 -> 3 0 4 1 0 3 4 0 4 0 , 4 3 1 0 5 2 -> 4 3 3 4 5 3 2 4 3 5 , 4 4 1 3 0 5 -> 3 3 2 1 4 4 4 0 0 5 , 0 4 3 3 5 0 -> 0 4 2 5 3 3 5 3 5 0 , 0 1 3 1 1 1 -> 0 3 4 0 2 3 1 5 1 1 , 0 1 5 3 0 4 -> 0 4 2 1 0 4 0 1 0 4 , 5 1 3 2 1 1 -> 5 2 3 5 2 1 0 3 5 5 , 2 3 0 5 2 0 -> 2 3 3 5 4 2 5 3 0 0 , 1 0 1 1 4 3 -> 1 1 2 2 3 2 0 3 4 2 , 1 2 0 5 3 1 -> 1 1 2 1 2 5 2 4 5 4 , 1 1 4 4 4 1 -> 1 3 4 3 4 4 3 4 2 4 , 1 1 0 1 1 3 -> 5 2 1 0 1 5 2 2 4 3 , 1 1 2 1 1 2 -> 0 0 0 1 1 2 5 2 3 2 , 1 1 1 1 0 1 -> 0 0 5 4 4 2 5 0 2 1 , 4 2 3 1 1 3 1 -> 4 2 5 5 3 2 4 1 5 5 , 0 0 5 1 4 0 1 -> 0 0 4 0 2 3 5 5 0 1 , 5 2 0 5 5 1 1 -> 1 5 0 2 3 0 2 2 3 1 , 2 0 1 5 2 1 1 -> 1 4 1 0 1 3 2 4 4 3 , 2 0 1 1 2 0 2 -> 1 1 5 0 3 0 4 3 5 3 , 2 1 1 2 0 5 0 -> 2 4 4 1 5 1 4 0 2 0 } Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019]. After renaming modulo { (0,0)->0, (0,1)->1, (1,0)->2, (0,2)->3, (2,3)->4, (3,3)->5, (3,2)->6, (2,4)->7, (4,3)->8, (3,4)->9, (4,5)->10, (5,0)->11, (1,1)->12, (5,1)->13, (1,2)->14, (5,2)->15, (1,3)->16, (5,3)->17, (1,4)->18, (5,4)->19, (1,5)->20, (5,5)->21, (1,7)->22, (5,7)->23, (2,0)->24, (3,0)->25, (4,0)->26, (6,0)->27, (2,5)->28, (0,4)->29, (4,2)->30, (4,1)->31, (2,2)->32, (4,4)->33, (3,1)->34, (3,5)->35, (3,7)->36, (4,7)->37, (6,4)->38, (0,5)->39, (0,3)->40, (2,1)->41, (2,7)->42, (6,2)->43, (6,1)->44, (6,5)->45, (0,7)->46, (6,3)->47 }, it remains to prove termination of the 1421-rule system { 0 1 2 -> 0 3 4 5 6 7 8 5 9 10 11 , 0 1 12 -> 0 3 4 5 6 7 8 5 9 10 13 , 0 1 14 -> 0 3 4 5 6 7 8 5 9 10 15 , 0 1 16 -> 0 3 4 5 6 7 8 5 9 10 17 , 0 1 18 -> 0 3 4 5 6 7 8 5 9 10 19 , 0 1 20 -> 0 3 4 5 6 7 8 5 9 10 21 , 0 1 22 -> 0 3 4 5 6 7 8 5 9 10 23 , 2 1 2 -> 2 3 4 5 6 7 8 5 9 10 11 , 2 1 12 -> 2 3 4 5 6 7 8 5 9 10 13 , 2 1 14 -> 2 3 4 5 6 7 8 5 9 10 15 , 2 1 16 -> 2 3 4 5 6 7 8 5 9 10 17 , 2 1 18 -> 2 3 4 5 6 7 8 5 9 10 19 , 2 1 20 -> 2 3 4 5 6 7 8 5 9 10 21 , 2 1 22 -> 2 3 4 5 6 7 8 5 9 10 23 , 24 1 2 -> 24 3 4 5 6 7 8 5 9 10 11 , 24 1 12 -> 24 3 4 5 6 7 8 5 9 10 13 , 24 1 14 -> 24 3 4 5 6 7 8 5 9 10 15 , 24 1 16 -> 24 3 4 5 6 7 8 5 9 10 17 , 24 1 18 -> 24 3 4 5 6 7 8 5 9 10 19 , 24 1 20 -> 24 3 4 5 6 7 8 5 9 10 21 , 24 1 22 -> 24 3 4 5 6 7 8 5 9 10 23 , 25 1 2 -> 25 3 4 5 6 7 8 5 9 10 11 , 25 1 12 -> 25 3 4 5 6 7 8 5 9 10 13 , 25 1 14 -> 25 3 4 5 6 7 8 5 9 10 15 , 25 1 16 -> 25 3 4 5 6 7 8 5 9 10 17 , 25 1 18 -> 25 3 4 5 6 7 8 5 9 10 19 , 25 1 20 -> 25 3 4 5 6 7 8 5 9 10 21 , 25 1 22 -> 25 3 4 5 6 7 8 5 9 10 23 , 26 1 2 -> 26 3 4 5 6 7 8 5 9 10 11 , 26 1 12 -> 26 3 4 5 6 7 8 5 9 10 13 , 26 1 14 -> 26 3 4 5 6 7 8 5 9 10 15 , 26 1 16 -> 26 3 4 5 6 7 8 5 9 10 17 , 26 1 18 -> 26 3 4 5 6 7 8 5 9 10 19 , 26 1 20 -> 26 3 4 5 6 7 8 5 9 10 21 , 26 1 22 -> 26 3 4 5 6 7 8 5 9 10 23 , 11 1 2 -> 11 3 4 5 6 7 8 5 9 10 11 , 11 1 12 -> 11 3 4 5 6 7 8 5 9 10 13 , 11 1 14 -> 11 3 4 5 6 7 8 5 9 10 15 , 11 1 16 -> 11 3 4 5 6 7 8 5 9 10 17 , 11 1 18 -> 11 3 4 5 6 7 8 5 9 10 19 , 11 1 20 -> 11 3 4 5 6 7 8 5 9 10 21 , 11 1 22 -> 11 3 4 5 6 7 8 5 9 10 23 , 27 1 2 -> 27 3 4 5 6 7 8 5 9 10 11 , 27 1 12 -> 27 3 4 5 6 7 8 5 9 10 13 , 27 1 14 -> 27 3 4 5 6 7 8 5 9 10 15 , 27 1 16 -> 27 3 4 5 6 7 8 5 9 10 17 , 27 1 18 -> 27 3 4 5 6 7 8 5 9 10 19 , 27 1 20 -> 27 3 4 5 6 7 8 5 9 10 21 , 27 1 22 -> 27 3 4 5 6 7 8 5 9 10 23 , 0 1 2 -> 0 3 28 17 25 0 0 29 30 28 11 , 0 1 12 -> 0 3 28 17 25 0 0 29 30 28 13 , 0 1 14 -> 0 3 28 17 25 0 0 29 30 28 15 , 0 1 16 -> 0 3 28 17 25 0 0 29 30 28 17 , 0 1 18 -> 0 3 28 17 25 0 0 29 30 28 19 , 0 1 20 -> 0 3 28 17 25 0 0 29 30 28 21 ,
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard