Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #487516236
details
property
value
status
complete
benchmark
4074.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n021.star.cs.uiowa.edu
space
ICFP_2010
run statistics
property
value
solver
MultumNonMulta 3.16 29 June 2020 60G
configuration
default
runtime (wallclock)
5.04108810425 seconds
cpu usage
18.277842278
max memory
3.989950464E9
stage attributes
key
value
output-size
424816
starexec-result
YES
output
/export/starexec/sandbox2/solver/bin/starexec_run_default /export/starexec/sandbox2/benchmark/theBenchmark.xml /export/starexec/sandbox2/output/output_files -------------------------------------------------------------------------------- YES After renaming modulo { 1->0, 5->1, 4->2, 0->3, 3->4, 2->5 }, it remains to prove termination of the 52-rule system { 0 1 2 3 -> 4 4 5 4 0 2 2 2 4 2 , 3 1 0 1 0 -> 3 0 2 2 4 2 2 4 5 0 , 0 3 5 1 4 -> 2 4 2 3 1 2 2 2 2 4 , 0 1 5 0 1 -> 4 2 4 5 5 5 5 2 2 1 , 3 1 0 3 1 5 -> 5 2 4 5 0 4 2 0 2 2 , 3 1 4 3 2 3 -> 3 1 4 5 2 4 4 4 2 0 , 3 1 2 3 5 3 -> 3 4 2 4 4 4 3 4 0 0 , 0 3 4 3 1 5 -> 4 4 2 5 2 0 5 0 2 2 , 0 0 5 4 0 3 -> 0 4 4 4 5 1 3 5 5 3 , 0 0 4 2 1 4 -> 4 0 2 1 1 3 3 4 4 5 , 0 0 1 2 3 0 -> 0 4 5 4 1 2 2 2 1 0 , 0 1 3 3 0 3 -> 4 4 4 4 5 4 3 0 0 1 , 0 1 3 0 4 3 -> 2 2 5 3 4 4 2 5 3 1 , 0 1 0 0 4 3 -> 0 4 5 0 2 5 3 5 5 3 , 5 3 4 4 1 4 -> 2 5 3 0 0 2 4 5 4 5 , 4 0 3 3 2 5 -> 4 2 5 3 0 5 2 4 5 5 , 4 0 3 4 3 1 -> 5 3 4 5 4 5 5 3 2 1 , 2 3 1 5 3 3 -> 4 5 5 3 5 4 4 3 1 3 , 2 1 5 1 0 2 -> 2 0 0 1 1 0 5 2 0 2 , 1 0 3 0 3 4 -> 1 3 5 4 5 0 2 4 3 0 , 1 0 3 1 2 0 -> 1 4 4 4 4 2 4 5 4 0 , 1 4 3 3 5 3 -> 2 0 2 5 2 2 4 5 2 3 , 3 0 4 1 4 0 0 -> 3 3 4 4 5 5 5 1 0 0 , 3 1 0 1 4 3 3 -> 3 1 4 2 4 4 4 3 3 4 , 3 1 4 1 0 3 4 -> 5 4 4 4 3 3 0 0 0 4 , 0 3 3 2 0 0 3 -> 2 0 5 2 4 5 4 0 0 3 , 0 3 3 1 4 1 4 -> 2 2 1 1 3 3 3 3 0 0 , 0 3 0 4 3 2 4 -> 2 2 1 2 2 4 4 5 2 4 , 0 3 1 4 3 3 2 -> 5 4 4 2 3 2 3 1 2 4 , 0 4 1 0 0 2 3 -> 2 0 4 2 2 2 4 4 1 1 , 0 1 0 3 0 1 0 -> 4 2 4 0 5 5 1 0 4 4 , 0 1 0 1 1 4 3 -> 4 5 2 3 1 0 5 4 5 2 , 0 1 4 1 1 2 3 -> 2 2 4 1 2 5 5 5 5 0 , 5 3 0 1 4 0 4 -> 5 2 3 1 3 5 5 0 0 4 , 5 3 4 0 1 4 3 -> 5 3 3 4 2 5 2 0 5 2 , 5 4 1 0 0 3 2 -> 4 5 4 1 3 3 5 0 5 0 , 5 4 1 4 1 3 0 -> 4 5 4 5 0 1 5 2 0 0 , 5 1 1 4 1 0 0 -> 5 0 5 1 3 3 3 4 2 0 , 4 3 2 3 3 0 3 -> 5 5 3 2 0 4 1 0 2 0 , 4 0 3 1 1 3 0 -> 2 0 3 5 4 2 3 1 3 5 , 4 1 4 3 3 1 5 -> 5 5 5 2 0 5 3 2 0 0 , 2 3 5 1 2 3 3 -> 4 1 5 4 5 4 5 5 2 3 , 2 1 0 1 5 0 3 -> 4 1 0 2 4 4 5 1 4 2 , 1 0 1 2 5 5 1 -> 1 1 0 5 4 3 4 5 0 1 , 1 0 1 1 5 0 4 -> 3 0 3 4 4 5 4 5 0 4 , 1 5 4 3 1 5 3 -> 1 1 4 4 4 5 2 4 1 1 , 1 5 4 1 0 3 1 -> 0 0 5 0 0 5 2 4 4 1 , 1 4 3 4 1 5 3 -> 2 4 0 5 2 0 0 5 5 2 , 1 4 0 2 3 2 3 -> 3 1 1 1 2 2 4 2 3 3 , 1 4 1 5 0 0 3 -> 1 3 4 2 1 3 5 5 1 3 , 1 4 1 2 5 1 4 -> 1 1 5 4 4 3 1 1 1 0 , 1 1 3 0 1 4 1 -> 0 2 0 5 2 2 3 4 5 1 } Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019]. After renaming modulo { (0,0)->0, (0,1)->1, (1,2)->2, (2,3)->3, (3,0)->4, (0,4)->5, (4,4)->6, (4,5)->7, (5,4)->8, (4,0)->9, (0,2)->10, (2,2)->11, (2,4)->12, (4,2)->13, (2,0)->14, (3,1)->15, (2,1)->16, (3,2)->17, (3,3)->18, (3,4)->19, (3,5)->20, (2,5)->21, (3,7)->22, (2,7)->23, (1,0)->24, (1,4)->25, (5,0)->26, (6,0)->27, (6,4)->28, (0,3)->29, (0,5)->30, (0,7)->31, (1,3)->32, (4,3)->33, (5,3)->34, (6,3)->35, (5,1)->36, (4,1)->37, (4,7)->38, (5,2)->39, (6,2)->40, (1,5)->41, (5,5)->42, (1,1)->43, (1,7)->44, (5,7)->45, (6,5)->46, (6,1)->47 }, it remains to prove termination of the 2548-rule system { 0 1 2 3 4 -> 5 6 7 8 9 10 11 11 12 13 14 , 0 1 2 3 15 -> 5 6 7 8 9 10 11 11 12 13 16 , 0 1 2 3 17 -> 5 6 7 8 9 10 11 11 12 13 11 , 0 1 2 3 18 -> 5 6 7 8 9 10 11 11 12 13 3 , 0 1 2 3 19 -> 5 6 7 8 9 10 11 11 12 13 12 , 0 1 2 3 20 -> 5 6 7 8 9 10 11 11 12 13 21 , 0 1 2 3 22 -> 5 6 7 8 9 10 11 11 12 13 23 , 24 1 2 3 4 -> 25 6 7 8 9 10 11 11 12 13 14 , 24 1 2 3 15 -> 25 6 7 8 9 10 11 11 12 13 16 , 24 1 2 3 17 -> 25 6 7 8 9 10 11 11 12 13 11 , 24 1 2 3 18 -> 25 6 7 8 9 10 11 11 12 13 3 , 24 1 2 3 19 -> 25 6 7 8 9 10 11 11 12 13 12 , 24 1 2 3 20 -> 25 6 7 8 9 10 11 11 12 13 21 , 24 1 2 3 22 -> 25 6 7 8 9 10 11 11 12 13 23 , 14 1 2 3 4 -> 12 6 7 8 9 10 11 11 12 13 14 , 14 1 2 3 15 -> 12 6 7 8 9 10 11 11 12 13 16 , 14 1 2 3 17 -> 12 6 7 8 9 10 11 11 12 13 11 , 14 1 2 3 18 -> 12 6 7 8 9 10 11 11 12 13 3 , 14 1 2 3 19 -> 12 6 7 8 9 10 11 11 12 13 12 , 14 1 2 3 20 -> 12 6 7 8 9 10 11 11 12 13 21 , 14 1 2 3 22 -> 12 6 7 8 9 10 11 11 12 13 23 , 4 1 2 3 4 -> 19 6 7 8 9 10 11 11 12 13 14 , 4 1 2 3 15 -> 19 6 7 8 9 10 11 11 12 13 16 , 4 1 2 3 17 -> 19 6 7 8 9 10 11 11 12 13 11 , 4 1 2 3 18 -> 19 6 7 8 9 10 11 11 12 13 3 , 4 1 2 3 19 -> 19 6 7 8 9 10 11 11 12 13 12 , 4 1 2 3 20 -> 19 6 7 8 9 10 11 11 12 13 21 , 4 1 2 3 22 -> 19 6 7 8 9 10 11 11 12 13 23 , 9 1 2 3 4 -> 6 6 7 8 9 10 11 11 12 13 14 , 9 1 2 3 15 -> 6 6 7 8 9 10 11 11 12 13 16 , 9 1 2 3 17 -> 6 6 7 8 9 10 11 11 12 13 11 , 9 1 2 3 18 -> 6 6 7 8 9 10 11 11 12 13 3 ,
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard