Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #487516398
details
property
value
status
complete
benchmark
28643.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n011.star.cs.uiowa.edu
space
ICFP_2010
run statistics
property
value
solver
MultumNonMulta 3.16 29 June 2020 60G
configuration
default
runtime (wallclock)
10.4472908974 seconds
cpu usage
39.910289044
max memory
4.656082944E9
stage attributes
key
value
output-size
50287
starexec-result
YES
output
/export/starexec/sandbox/solver/bin/starexec_run_default /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files -------------------------------------------------------------------------------- YES After renaming modulo { 0->0, 1->1, 2->2 }, it remains to prove termination of the 20-rule system { 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 , 0 1 2 1 -> 1 2 1 1 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 1 2 } Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019]. After renaming modulo { (1,0)->0, (0,1)->1, (1,2)->2, (2,1)->3, (1,1)->4, (2,0)->5, (2,2)->6 }, it remains to prove termination of the 120-rule system { 0 1 2 3 0 -> 4 2 3 4 0 1 2 5 1 2 5 , 0 1 2 3 4 -> 4 2 3 4 0 1 2 5 1 2 3 , 0 1 2 3 2 -> 4 2 3 4 0 1 2 5 1 2 6 , 5 1 2 3 0 -> 3 2 3 4 0 1 2 5 1 2 5 , 5 1 2 3 4 -> 3 2 3 4 0 1 2 5 1 2 3 , 5 1 2 3 2 -> 3 2 3 4 0 1 2 5 1 2 6 , 0 1 2 3 0 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 , 0 1 2 3 4 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 3 , 0 1 2 3 2 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 6 , 5 1 2 3 0 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 , 5 1 2 3 4 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 3 , 5 1 2 3 2 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 6 , 0 1 2 3 0 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 , 0 1 2 3 4 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 3 , 0 1 2 3 2 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 6 , 5 1 2 3 0 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 , 5 1 2 3 4 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 3 , 5 1 2 3 2 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 6 , 0 1 2 3 0 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 0 1 2 3 4 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 0 1 2 3 2 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 5 1 2 3 0 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 5 1 2 3 4 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 5 1 2 3 2 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 0 1 2 3 0 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 0 1 2 3 4 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 0 1 2 3 2 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 5 1 2 3 0 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 5 1 2 3 4 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 5 1 2 3 2 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 0 1 2 3 0 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 0 1 2 3 4 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 0 1 2 3 2 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 5 1 2 3 0 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 5 1 2 3 4 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 5 1 2 3 2 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 0 1 2 3 0 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 0 1 2 3 4 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 0 1 2 3 2 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 5 1 2 3 0 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 5 1 2 3 4 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 5 1 2 3 2 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 0 1 2 3 0 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 0 1 2 3 4 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 0 1 2 3 2 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 5 1 2 3 0 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 5 1 2 3 4 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 5 1 2 3 2 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 0 1 2 3 0 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 0 1 2 3 4 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 0 1 2 3 2 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 5 1 2 3 0 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 5 1 2 3 4 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 5 1 2 3 2 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 0 1 2 3 0 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 0 1 2 3 4 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 0 1 2 3 2 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 5 1 2 3 0 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 5 1 2 3 4 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 5 1 2 3 2 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 0 1 2 3 0 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 , 0 1 2 3 4 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 3 , 0 1 2 3 2 -> 4 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 6 , 5 1 2 3 0 -> 3 2 3 4 0 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 1 2 5 ,
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard