SRS Standard pair #487516536

details

property	value
status	complete
benchmark	4484.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n130.star.cs.uiowa.edu
space	ICFP_2010

run statistics

property	value
solver	MultumNonMulta 3.16 29 June 2020 60G
configuration	default
runtime (wallclock)	2.77689003944 seconds
cpu usage	9.478321704
max memory	1.996300288E9

stage attributes

key	value
output-size	238324
starexec-result	YES

output

/export/starexec/sandbox/solver/bin/starexec_run_default /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files


--------------------------------------------------------------------------------


YES

After renaming modulo { 3->0, 4->1, 5->2, 0->3, 1->4, 2->5 }, 
it remains to prove termination of the 42-rule system
{ 0 1 2 -> 0 2 3 0 4 3 0 3 1 3 ,
  1 5 3 -> 0 4 0 3 4 3 0 3 0 3 ,
  1 2 4 -> 3 0 3 0 2 3 2 3 2 1 ,
  3 5 5 5 5 -> 3 3 0 4 3 2 5 2 1 5 ,
  5 5 5 2 3 -> 5 0 0 0 3 5 0 2 3 2 ,
  5 5 2 5 2 -> 2 2 1 4 0 4 1 3 2 2 ,
  0 5 5 3 5 -> 1 5 4 0 2 0 2 2 1 0 ,
  0 1 2 4 1 -> 0 2 3 4 3 1 2 2 4 4 ,
  1 4 1 4 2 -> 2 2 2 0 4 1 3 1 4 2 ,
  1 2 4 5 5 -> 0 4 2 1 3 3 3 5 0 1 ,
  2 1 2 5 5 -> 2 4 5 2 2 0 1 3 3 4 ,
  3 4 1 4 5 5 -> 3 3 1 5 3 2 2 2 2 1 ,
  3 4 2 4 1 4 -> 1 2 2 2 1 2 1 3 3 3 ,
  3 5 4 2 3 5 -> 0 0 2 2 2 3 4 0 0 5 ,
  3 5 5 4 2 5 -> 3 2 3 3 5 4 5 2 0 0 ,
  3 1 2 1 1 4 -> 0 5 3 1 2 2 5 3 2 0 ,
  4 0 5 1 2 1 -> 4 5 3 2 1 5 4 4 3 1 ,
  5 4 5 1 2 5 -> 3 2 2 4 1 0 4 5 5 5 ,
  5 1 2 5 0 5 -> 5 3 1 0 2 5 3 5 0 0 ,
  0 1 4 1 2 5 -> 2 0 2 2 2 2 3 0 4 0 ,
  1 5 3 4 2 1 -> 3 4 2 4 4 3 0 1 4 4 ,
  1 1 4 1 4 3 -> 3 5 3 3 5 2 1 0 4 3 ,
  1 2 1 2 5 2 -> 3 2 3 3 0 0 4 2 1 0 ,
  2 5 2 4 2 4 -> 2 3 1 0 4 3 1 2 3 2 ,
  2 1 2 3 0 5 -> 2 2 4 4 0 2 4 4 2 5 ,
  3 5 0 1 1 4 0 -> 3 0 4 4 0 3 1 4 0 0 ,
  3 5 1 4 1 4 2 -> 3 1 4 4 5 3 3 2 2 5 ,
  4 4 2 5 0 1 2 -> 1 0 4 3 5 4 4 4 1 3 ,
  4 1 3 4 5 1 4 -> 4 3 2 0 1 3 5 0 3 5 ,
  5 4 2 5 0 5 5 -> 5 4 2 0 0 4 5 2 2 2 ,
  5 1 5 3 3 1 2 -> 0 2 2 4 0 1 2 0 5 3 ,
  5 2 1 4 2 4 2 -> 5 5 3 1 1 3 1 3 5 2 ,
  5 2 2 0 4 1 2 -> 5 0 3 1 3 3 3 4 3 5 ,
  1 4 3 4 5 1 2 -> 2 2 1 5 0 1 0 2 1 2 ,
  1 5 5 5 5 2 5 -> 1 0 0 3 5 1 4 3 2 4 ,
  1 5 0 4 1 2 4 -> 3 1 4 3 2 4 5 4 1 4 ,
  1 5 1 2 5 2 1 -> 3 0 0 2 1 5 5 0 5 3 ,
  1 1 4 5 1 5 5 -> 3 0 0 0 3 0 4 2 1 3 ,
  1 1 1 5 0 5 2 -> 3 4 0 1 3 1 4 2 3 2 ,
  1 2 5 1 1 4 4 -> 1 2 5 2 3 0 5 3 2 3 ,
  2 3 3 1 2 1 5 -> 2 4 0 2 0 0 5 3 1 5 ,
  2 1 2 5 3 1 2 -> 2 3 3 4 4 4 0 1 4 2 }


Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019].

After renaming modulo { (0,0)->0, (0,1)->1, (1,2)->2, (2,0)->3, (0,2)->4, (2,3)->5, (3,0)->6, (0,4)->7, (4,3)->8, (0,3)->9, (3,1)->10, (1,3)->11, (2,1)->12, (2,2)->13, (3,2)->14, (3,3)->15, (2,4)->16, (3,4)->17, (2,5)->18, (3,5)->19, (2,7)->20, (3,7)->21, (1,0)->22, (4,0)->23, (5,0)->24, (6,0)->25, (1,5)->26, (5,3)->27, (1,1)->28, (4,1)->29, (5,1)->30, (6,1)->31, (4,2)->32, (4,4)->33, (1,4)->34, (4,5)->35, (4,7)->36, (1,7)->37, (6,3)->38, (5,5)->39, (5,2)->40, (5,4)->41, (5,7)->42, (0,5)->43, (6,5)->44, (6,2)->45, (0,7)->46, (6,4)->47 },
it remains to prove termination of the 2058-rule system
{ 0 1 2 3 -> 0 4 5 6 7 8 6 9 10 11 6 ,
  0 1 2 12 -> 0 4 5 6 7 8 6 9 10 11 10 ,
  0 1 2 13 -> 0 4 5 6 7 8 6 9 10 11 14 ,
  0 1 2 5 -> 0 4 5 6 7 8 6 9 10 11 15 ,
  0 1 2 16 -> 0 4 5 6 7 8 6 9 10 11 17 ,
  0 1 2 18 -> 0 4 5 6 7 8 6 9 10 11 19 ,
  0 1 2 20 -> 0 4 5 6 7 8 6 9 10 11 21 ,
  22 1 2 3 -> 22 4 5 6 7 8 6 9 10 11 6 ,
  22 1 2 12 -> 22 4 5 6 7 8 6 9 10 11 10 ,
  22 1 2 13 -> 22 4 5 6 7 8 6 9 10 11 14 ,
  22 1 2 5 -> 22 4 5 6 7 8 6 9 10 11 15 ,
  22 1 2 16 -> 22 4 5 6 7 8 6 9 10 11 17 ,
  22 1 2 18 -> 22 4 5 6 7 8 6 9 10 11 19 ,
  22 1 2 20 -> 22 4 5 6 7 8 6 9 10 11 21 ,
  3 1 2 3 -> 3 4 5 6 7 8 6 9 10 11 6 ,
  3 1 2 12 -> 3 4 5 6 7 8 6 9 10 11 10 ,
  3 1 2 13 -> 3 4 5 6 7 8 6 9 10 11 14 ,
  3 1 2 5 -> 3 4 5 6 7 8 6 9 10 11 15 ,
  3 1 2 16 -> 3 4 5 6 7 8 6 9 10 11 17 ,
  3 1 2 18 -> 3 4 5 6 7 8 6 9 10 11 19 ,
  3 1 2 20 -> 3 4 5 6 7 8 6 9 10 11 21 ,
  6 1 2 3 -> 6 4 5 6 7 8 6 9 10 11 6 ,
  6 1 2 12 -> 6 4 5 6 7 8 6 9 10 11 10 ,
  6 1 2 13 -> 6 4 5 6 7 8 6 9 10 11 14 ,
  6 1 2 5 -> 6 4 5 6 7 8 6 9 10 11 15 ,
  6 1 2 16 -> 6 4 5 6 7 8 6 9 10 11 17 ,
  6 1 2 18 -> 6 4 5 6 7 8 6 9 10 11 19 ,
  6 1 2 20 -> 6 4 5 6 7 8 6 9 10 11 21 ,
  23 1 2 3 -> 23 4 5 6 7 8 6 9 10 11 6 ,
  23 1 2 12 -> 23 4 5 6 7 8 6 9 10 11 10 ,
  23 1 2 13 -> 23 4 5 6 7 8 6 9 10 11 14 ,
  23 1 2 5 -> 23 4 5 6 7 8 6 9 10 11 15 ,
  23 1 2 16 -> 23 4 5 6 7 8 6 9 10 11 17 ,
  23 1 2 18 -> 23 4 5 6 7 8 6 9 10 11 19 ,
  23 1 2 20 -> 23 4 5 6 7 8 6 9 10 11 21 ,
  24 1 2 3 -> 24 4 5 6 7 8 6 9 10 11 6 ,
  24 1 2 12 -> 24 4 5 6 7 8 6 9 10 11 10 ,
  24 1 2 13 -> 24 4 5 6 7 8 6 9 10 11 14 ,
  24 1 2 5 -> 24 4 5 6 7 8 6 9 10 11 15 ,
  24 1 2 16 -> 24 4 5 6 7 8 6 9 10 11 17 ,
  24 1 2 18 -> 24 4 5 6 7 8 6 9 10 11 19 ,
  24 1 2 20 -> 24 4 5 6 7 8 6 9 10 11 21 ,

popout

output may be truncated. 'popout' for the full output.

job log

popout

actions all output return to SRS Standard