SRS Standard pair #487516794

details

property	value
status	complete
benchmark	45757.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n123.star.cs.uiowa.edu
space	ICFP_2010

run statistics

property	value
solver	MultumNonMulta 3.16 29 June 2020 60G
configuration	default
runtime (wallclock)	4.65575790405 seconds
cpu usage	17.056284295
max memory	4.425539584E9

stage attributes

key	value
output-size	180355
starexec-result	YES

output

/export/starexec/sandbox/solver/bin/starexec_run_default /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files


--------------------------------------------------------------------------------


YES

After renaming modulo { 0->0, 1->1, 2->2, 3->3, 4->4, 5->5 }, 
it remains to prove termination of the 80-rule system
{ 0 1 0 -> 0 2 1 0 ,
  0 1 1 -> 0 3 1 4 1 ,
  0 1 1 -> 0 5 1 3 2 5 1 ,
  0 1 1 -> 3 5 5 1 0 2 1 ,
  0 1 4 -> 0 5 1 4 5 ,
  4 0 1 -> 3 5 1 4 1 2 0 ,
  0 0 1 1 -> 2 0 5 1 4 1 0 ,
  0 0 3 4 -> 0 3 2 1 4 5 5 0 ,
  0 1 1 0 -> 2 1 0 3 1 0 ,
  0 1 1 4 -> 3 1 4 1 0 3 5 ,
  0 1 3 0 -> 0 0 3 2 1 ,
  0 1 3 4 -> 3 1 4 2 5 0 5 ,
  0 1 4 0 -> 0 5 0 4 1 3 1 ,
  0 3 4 1 -> 4 3 0 3 1 ,
  2 0 1 0 -> 2 0 5 1 0 ,
  2 0 1 1 -> 2 0 2 1 3 1 ,
  2 3 1 1 -> 2 3 1 4 1 ,
  2 3 1 1 -> 3 1 3 2 1 ,
  2 4 1 1 -> 2 4 2 1 4 1 ,
  3 0 1 0 -> 3 1 2 2 0 0 ,
  3 3 1 1 -> 5 3 5 1 3 2 2 1 ,
  3 4 0 1 -> 0 3 1 4 1 ,
  3 4 1 1 -> 3 4 1 3 1 ,
  3 4 5 4 -> 5 1 4 1 4 5 3 ,
  4 0 0 1 -> 4 0 0 3 1 ,
  4 3 0 1 -> 3 5 0 4 2 1 ,
  4 3 0 1 -> 3 1 4 2 5 5 2 0 ,
  4 3 1 1 -> 4 3 1 3 1 ,
  0 0 0 1 1 -> 0 0 0 3 5 1 1 ,
  0 0 0 3 4 -> 0 0 3 1 0 4 5 ,
  0 0 1 3 0 -> 0 3 1 0 5 0 5 ,
  0 0 2 0 1 -> 0 0 0 3 2 1 ,
  0 1 1 3 4 -> 0 5 4 1 3 1 ,
  0 1 1 3 4 -> 4 1 0 3 5 5 2 1 ,
  0 1 2 5 4 -> 3 2 1 0 4 5 ,
  0 5 5 0 1 -> 0 5 5 5 1 0 2 ,
  2 0 1 4 1 -> 5 5 1 0 4 2 1 ,
  2 2 3 1 1 -> 3 2 2 1 4 1 ,
  2 3 4 1 1 -> 2 1 3 5 4 1 ,
  2 4 4 0 1 -> 4 5 2 1 4 5 5 0 ,
  3 0 4 0 1 -> 4 0 3 1 2 2 0 ,
  3 2 3 1 1 -> 3 5 1 3 2 1 ,
  3 3 0 1 0 -> 3 2 5 2 1 3 0 0 ,
  3 3 4 0 1 -> 3 5 0 3 1 2 4 1 ,
  3 4 2 0 1 -> 0 3 1 4 2 1 ,
  3 4 3 0 1 -> 0 3 1 3 5 4 ,
  4 0 1 1 4 -> 4 0 1 3 1 4 5 5 ,
  4 3 2 0 1 -> 3 1 2 2 4 0 ,
  4 3 4 1 1 -> 3 1 4 1 4 2 ,
  0 0 2 1 1 1 -> 5 1 0 4 1 0 2 1 ,
  0 1 1 2 5 4 -> 0 2 3 1 4 5 1 ,
  0 1 5 1 4 0 -> 0 5 1 4 2 1 0 5 ,
  0 2 5 3 1 1 -> 3 0 2 1 3 5 1 ,
  0 3 0 5 4 1 -> 3 2 1 0 4 5 0 ,
  0 5 5 3 3 4 -> 3 5 5 0 4 5 5 3 ,
  2 0 4 4 1 1 -> 4 0 0 2 1 4 5 1 ,
  2 2 3 1 0 1 -> 0 2 5 2 1 3 1 ,
  2 3 0 1 1 1 -> 3 1 4 1 0 2 5 1 ,
  2 3 2 3 0 1 -> 2 3 5 1 3 1 2 0 ,
  2 3 4 1 0 1 -> 3 3 2 1 4 5 1 0 ,
  3 0 1 4 1 1 -> 3 1 2 2 1 4 1 0 ,
  3 0 5 2 5 4 -> 4 3 5 2 1 0 5 ,
  3 3 0 2 5 0 -> 3 2 5 0 0 3 1 ,
  3 3 1 4 0 0 -> 4 0 3 1 3 5 0 ,
  3 4 1 2 5 0 -> 4 4 5 0 3 2 1 ,
  3 4 2 2 0 1 -> 3 2 2 3 1 4 5 0 ,
  3 4 5 3 0 1 -> 5 1 0 3 2 5 3 4 ,
  4 0 1 3 0 1 -> 0 3 1 4 1 0 3 ,
  4 0 3 4 1 1 -> 0 1 4 3 1 4 5 4 ,
  4 2 0 5 1 1 -> 3 5 0 2 1 4 2 1 ,
  4 3 0 1 0 4 -> 2 0 4 5 1 3 0 4 ,
  0 1 2 3 4 0 1 -> 2 0 4 5 1 3 1 0 ,
  2 3 4 5 4 1 1 -> 2 1 3 4 3 5 4 1 ,
  2 4 0 2 1 0 1 -> 0 2 2 1 4 5 0 1 ,
  2 4 3 4 2 1 1 -> 2 5 1 2 4 4 3 1 ,
  2 4 5 0 3 0 1 -> 2 0 0 4 3 2 5 1 ,
  3 0 0 4 0 1 1 -> 3 2 1 0 0 0 4 1 ,
  3 2 4 5 1 0 1 -> 1 3 5 2 1 4 1 0 ,
  4 0 3 2 0 0 1 -> 0 0 5 1 4 2 3 0 ,
  4 3 0 5 0 1 4 -> 5 0 4 1 0 3 1 4 }


Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019].

After renaming modulo { (0,0)->0, (0,1)->1, (1,0)->2, (0,2)->3, (2,1)->4, (0,3)->5, (0,4)->6, (0,5)->7, (0,7)->8, (2,0)->9, (3,0)->10, (4,0)->11, (5,0)->12, (6,0)->13, (1,1)->14, (3,1)->15, (1,4)->16, (4,1)->17, (1,2)->18, (1,3)->19, (1,5)->20, (1,7)->21, (5,1)->22, (3,2)->23, (2,5)->24, (3,5)->25, (5,5)->26, (2,3)->27, (3,3)->28, (4,3)->29, (5,3)->30, (6,3)->31, (4,5)->32, (4,2)->33, (5,2)->34, (4,4)->35, (5,4)->36, (4,7)->37, (5,7)->38, (2,4)->39, (3,4)->40, (6,4)->41, (2,2)->42, (6,2)->43, (6,5)->44, (3,7)->45, (2,7)->46, (6,1)->47 },
it remains to prove termination of the 3920-rule system
{ 0 1 2 0 -> 0 3 4 2 0 ,
  0 1 2 1 -> 0 3 4 2 1 ,
  0 1 2 3 -> 0 3 4 2 3 ,
  0 1 2 5 -> 0 3 4 2 5 ,

popout

output may be truncated. 'popout' for the full output.

job log

popout

actions all output return to SRS Standard