Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #487516878
details
property
value
status
complete
benchmark
3498.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n036.star.cs.uiowa.edu
space
ICFP_2010
run statistics
property
value
solver
MultumNonMulta 3.16 29 June 2020 60G
configuration
default
runtime (wallclock)
4.92212605476 seconds
cpu usage
18.267159111
max memory
3.51408128E9
stage attributes
key
value
output-size
439227
starexec-result
YES
output
/export/starexec/sandbox/solver/bin/starexec_run_default /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files -------------------------------------------------------------------------------- YES After renaming modulo { 1->0, 5->1, 3->2, 0->3, 4->4, 2->5 }, it remains to prove termination of the 54-rule system { 0 1 0 -> 0 2 3 3 4 0 2 3 2 4 , 2 0 1 -> 2 0 0 2 3 1 5 3 1 5 , 1 1 0 -> 1 5 2 2 0 1 5 2 3 4 , 1 1 1 -> 1 5 0 2 0 0 0 2 5 5 , 0 3 2 4 -> 0 0 3 5 3 0 0 2 4 0 , 5 0 1 2 -> 5 0 2 0 4 2 5 2 3 3 , 2 3 1 1 -> 2 2 1 3 1 5 2 2 3 5 , 4 3 0 3 -> 3 5 2 4 0 5 2 5 2 2 , 4 3 1 1 -> 3 4 2 5 5 5 2 0 5 2 , 4 5 0 5 -> 5 3 5 3 5 0 3 5 2 2 , 4 1 1 4 -> 4 4 4 4 3 0 2 5 0 2 , 1 1 4 3 -> 1 5 4 2 5 2 1 5 4 3 , 3 2 1 1 4 -> 3 3 4 5 5 2 0 4 2 4 , 0 3 0 5 0 -> 0 0 1 4 5 1 5 5 2 3 , 0 3 1 1 1 -> 0 0 1 3 2 5 2 4 0 1 , 5 4 5 1 4 -> 5 3 4 5 1 5 5 2 2 0 , 2 1 0 3 1 -> 2 4 2 2 1 5 5 2 1 5 , 4 4 1 1 0 -> 3 5 5 2 2 4 4 2 1 0 , 4 1 1 0 5 -> 3 5 1 2 4 5 2 5 5 2 , 1 1 0 1 1 -> 1 3 2 0 0 3 3 4 2 5 , 1 1 2 5 0 -> 1 5 5 4 5 1 5 2 3 0 , 3 3 1 0 4 1 -> 3 2 4 2 4 3 3 2 3 5 , 3 4 3 1 0 5 -> 4 5 4 0 5 3 5 2 2 5 , 3 4 3 1 4 3 -> 4 2 1 3 4 2 4 4 0 2 , 3 4 4 3 0 1 -> 3 4 0 3 0 4 2 0 3 5 , 3 4 4 1 1 0 -> 5 2 1 3 5 4 4 4 0 4 , 5 1 0 1 5 0 -> 4 5 5 2 0 2 1 3 4 0 , 5 1 5 0 1 1 -> 5 2 2 5 1 0 2 2 2 2 , 5 1 1 2 0 1 -> 5 5 1 0 4 4 2 5 5 1 , 2 0 5 0 4 3 -> 2 2 1 0 0 5 3 5 2 3 , 2 1 0 3 4 3 -> 2 2 2 2 1 1 5 2 5 3 , 2 1 2 4 1 4 -> 2 1 2 3 0 3 0 4 2 4 , 1 4 4 5 1 0 -> 1 3 5 3 3 5 5 2 0 4 , 1 1 0 1 4 3 -> 1 1 3 5 4 1 2 3 5 3 , 1 1 1 1 1 4 -> 1 2 2 2 1 4 3 0 4 0 , 3 2 4 4 1 4 1 -> 3 4 2 4 2 5 2 4 0 3 , 3 4 3 1 4 1 4 -> 5 1 4 2 4 4 2 3 3 4 , 3 4 3 1 1 0 3 -> 1 4 5 2 3 4 2 1 3 3 , 3 4 0 3 1 5 1 -> 5 2 2 3 3 1 0 2 5 1 , 3 1 2 1 2 1 0 -> 3 0 4 0 2 0 5 1 0 0 , 3 1 1 0 3 2 0 -> 5 2 3 2 4 4 3 2 2 0 , 0 0 3 0 1 0 1 -> 0 0 0 0 4 1 3 5 0 1 , 0 5 0 1 2 4 1 -> 0 1 3 2 1 2 2 3 3 2 , 0 1 3 1 2 3 1 -> 0 4 2 0 4 0 2 1 2 1 , 5 2 1 1 1 5 1 -> 5 2 5 1 3 3 3 5 4 3 , 2 3 3 1 0 4 1 -> 2 3 3 2 3 2 0 3 4 1 , 2 3 1 4 4 5 0 -> 2 1 4 2 2 4 0 2 5 4 , 2 0 4 3 3 4 5 -> 2 2 3 5 0 4 1 2 5 5 , 2 0 1 1 0 3 4 -> 2 2 0 5 2 0 3 2 2 4 , 2 4 1 1 1 1 1 -> 2 0 0 1 5 5 4 1 2 1 , 2 1 4 1 5 1 2 -> 2 5 2 4 5 2 1 3 0 3 , 4 3 1 1 2 4 1 -> 4 3 5 2 4 0 3 3 1 1 , 4 1 4 3 0 3 1 -> 0 4 4 1 0 5 2 4 2 2 , 1 0 3 1 4 4 1 -> 1 4 2 1 1 2 2 0 4 2 } Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019]. After renaming modulo { (0,0)->0, (0,1)->1, (1,0)->2, (0,2)->3, (2,3)->4, (3,3)->5, (3,4)->6, (4,0)->7, (3,2)->8, (2,4)->9, (4,1)->10, (4,2)->11, (0,3)->12, (4,3)->13, (0,4)->14, (4,4)->15, (0,5)->16, (4,5)->17, (0,7)->18, (4,7)->19, (2,0)->20, (3,0)->21, (5,0)->22, (6,0)->23, (3,1)->24, (1,5)->25, (5,3)->26, (1,1)->27, (5,1)->28, (1,2)->29, (5,2)->30, (1,3)->31, (1,4)->32, (5,4)->33, (5,5)->34, (1,7)->35, (5,7)->36, (2,2)->37, (6,2)->38, (2,1)->39, (6,1)->40, (2,5)->41, (3,5)->42, (2,7)->43, (3,7)->44, (6,5)->45, (6,4)->46, (6,3)->47 }, it remains to prove termination of the 2646-rule system { 0 1 2 0 -> 0 3 4 5 6 7 3 4 8 9 7 , 0 1 2 1 -> 0 3 4 5 6 7 3 4 8 9 10 , 0 1 2 3 -> 0 3 4 5 6 7 3 4 8 9 11 , 0 1 2 12 -> 0 3 4 5 6 7 3 4 8 9 13 , 0 1 2 14 -> 0 3 4 5 6 7 3 4 8 9 15 , 0 1 2 16 -> 0 3 4 5 6 7 3 4 8 9 17 , 0 1 2 18 -> 0 3 4 5 6 7 3 4 8 9 19 , 2 1 2 0 -> 2 3 4 5 6 7 3 4 8 9 7 , 2 1 2 1 -> 2 3 4 5 6 7 3 4 8 9 10 , 2 1 2 3 -> 2 3 4 5 6 7 3 4 8 9 11 , 2 1 2 12 -> 2 3 4 5 6 7 3 4 8 9 13 , 2 1 2 14 -> 2 3 4 5 6 7 3 4 8 9 15 , 2 1 2 16 -> 2 3 4 5 6 7 3 4 8 9 17 , 2 1 2 18 -> 2 3 4 5 6 7 3 4 8 9 19 , 20 1 2 0 -> 20 3 4 5 6 7 3 4 8 9 7 , 20 1 2 1 -> 20 3 4 5 6 7 3 4 8 9 10 , 20 1 2 3 -> 20 3 4 5 6 7 3 4 8 9 11 , 20 1 2 12 -> 20 3 4 5 6 7 3 4 8 9 13 , 20 1 2 14 -> 20 3 4 5 6 7 3 4 8 9 15 , 20 1 2 16 -> 20 3 4 5 6 7 3 4 8 9 17 , 20 1 2 18 -> 20 3 4 5 6 7 3 4 8 9 19 , 21 1 2 0 -> 21 3 4 5 6 7 3 4 8 9 7 , 21 1 2 1 -> 21 3 4 5 6 7 3 4 8 9 10 , 21 1 2 3 -> 21 3 4 5 6 7 3 4 8 9 11 , 21 1 2 12 -> 21 3 4 5 6 7 3 4 8 9 13 , 21 1 2 14 -> 21 3 4 5 6 7 3 4 8 9 15 , 21 1 2 16 -> 21 3 4 5 6 7 3 4 8 9 17 , 21 1 2 18 -> 21 3 4 5 6 7 3 4 8 9 19 , 7 1 2 0 -> 7 3 4 5 6 7 3 4 8 9 7 , 7 1 2 1 -> 7 3 4 5 6 7 3 4 8 9 10 ,
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard