Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #487517040
details
property
value
status
complete
benchmark
3786.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n055.star.cs.uiowa.edu
space
ICFP_2010
run statistics
property
value
solver
MultumNonMulta 3.16 29 June 2020 60G
configuration
default
runtime (wallclock)
3.9640250206 seconds
cpu usage
14.19220265
max memory
2.321928192E9
stage attributes
key
value
output-size
292779
starexec-result
YES
output
/export/starexec/sandbox2/solver/bin/starexec_run_default /export/starexec/sandbox2/benchmark/theBenchmark.xml /export/starexec/sandbox2/output/output_files -------------------------------------------------------------------------------- YES After renaming modulo { 3->0, 4->1, 5->2, 1->3, 0->4, 2->5 }, it remains to prove termination of the 35-rule system { 0 1 1 1 -> 2 3 4 0 0 2 5 0 0 5 , 2 0 3 0 -> 2 2 5 3 2 2 2 3 3 3 , 4 1 4 2 4 -> 4 1 5 5 5 1 4 1 0 0 , 4 4 0 2 3 1 -> 4 1 3 3 2 5 2 0 0 4 , 4 2 4 1 2 4 -> 4 4 5 0 4 5 4 4 3 4 , 3 4 4 0 1 1 -> 4 5 5 3 0 0 4 4 0 0 , 0 2 1 5 4 0 -> 0 5 4 3 5 3 2 3 0 0 , 1 1 4 1 1 4 -> 1 0 4 4 1 2 3 2 3 4 , 2 1 4 3 2 1 -> 2 1 0 5 3 3 4 0 0 3 , 2 1 2 4 2 4 -> 0 0 0 5 3 3 4 1 5 4 , 4 4 0 4 2 1 1 -> 2 2 3 0 0 3 5 4 1 5 , 4 4 0 3 2 1 0 -> 5 3 2 4 5 2 0 0 4 0 , 4 3 0 4 2 1 1 -> 4 3 0 0 0 1 2 4 0 2 , 4 1 4 5 5 1 1 -> 1 5 2 2 5 0 0 5 1 1 , 4 2 4 1 3 0 3 -> 4 4 3 5 0 1 2 0 4 4 , 4 2 0 1 0 2 1 -> 4 0 3 2 3 0 0 2 0 0 , 4 2 2 0 5 0 5 -> 4 2 2 0 1 2 2 0 1 3 , 3 0 1 3 1 1 4 -> 5 4 1 0 0 4 4 1 5 4 , 3 1 1 5 3 1 1 -> 0 2 3 3 4 2 4 0 3 4 , 5 3 3 2 1 3 4 -> 3 2 2 3 5 3 2 0 0 4 , 5 2 0 5 3 0 2 -> 2 0 0 1 0 1 2 2 3 3 , 0 3 4 3 2 1 1 -> 0 4 1 0 0 0 0 5 4 2 , 0 5 0 3 5 1 1 -> 0 5 2 5 2 3 0 4 1 2 , 0 1 1 0 5 1 1 -> 0 2 2 5 1 1 5 4 5 5 , 1 5 1 5 2 1 2 -> 4 2 3 2 1 0 1 3 0 2 , 1 0 5 0 2 0 5 -> 1 2 3 2 5 4 3 3 2 5 , 1 1 4 2 1 2 1 -> 5 4 5 1 0 0 5 3 2 1 , 1 2 1 5 1 3 5 -> 1 0 2 0 0 0 3 0 5 5 , 2 4 3 3 2 1 2 -> 2 3 3 0 4 1 3 1 2 3 , 2 4 0 5 1 2 1 -> 2 0 2 2 5 5 1 2 5 4 , 2 4 2 1 2 3 1 -> 5 3 4 4 4 2 3 2 2 5 , 2 0 1 1 1 4 2 -> 5 0 0 2 0 3 2 3 3 3 , 2 1 4 3 1 3 1 -> 0 0 5 4 1 3 4 4 0 2 , 2 1 3 5 2 4 3 -> 0 0 1 0 1 4 0 4 4 3 , 2 1 3 0 1 2 1 -> 0 5 1 5 2 2 2 2 4 1 } Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019]. After renaming modulo { (0,0)->0, (0,1)->1, (1,1)->2, (1,0)->3, (0,2)->4, (2,3)->5, (3,4)->6, (4,0)->7, (2,5)->8, (5,0)->9, (0,5)->10, (5,1)->11, (1,2)->12, (5,2)->13, (1,3)->14, (5,3)->15, (1,4)->16, (5,4)->17, (1,5)->18, (5,5)->19, (1,7)->20, (5,7)->21, (2,0)->22, (2,2)->23, (3,0)->24, (3,2)->25, (4,2)->26, (6,0)->27, (6,2)->28, (0,3)->29, (3,3)->30, (3,1)->31, (0,4)->32, (3,5)->33, (0,7)->34, (3,7)->35, (4,1)->36, (2,4)->37, (4,3)->38, (4,4)->39, (4,5)->40, (4,7)->41, (6,4)->42, (6,3)->43, (2,1)->44, (6,1)->45, (6,5)->46, (2,7)->47 }, it remains to prove termination of the 1715-rule system { 0 1 2 2 3 -> 4 5 6 7 0 4 8 9 0 10 9 , 0 1 2 2 2 -> 4 5 6 7 0 4 8 9 0 10 11 , 0 1 2 2 12 -> 4 5 6 7 0 4 8 9 0 10 13 , 0 1 2 2 14 -> 4 5 6 7 0 4 8 9 0 10 15 , 0 1 2 2 16 -> 4 5 6 7 0 4 8 9 0 10 17 , 0 1 2 2 18 -> 4 5 6 7 0 4 8 9 0 10 19 , 0 1 2 2 20 -> 4 5 6 7 0 4 8 9 0 10 21 , 3 1 2 2 3 -> 12 5 6 7 0 4 8 9 0 10 9 , 3 1 2 2 2 -> 12 5 6 7 0 4 8 9 0 10 11 , 3 1 2 2 12 -> 12 5 6 7 0 4 8 9 0 10 13 , 3 1 2 2 14 -> 12 5 6 7 0 4 8 9 0 10 15 , 3 1 2 2 16 -> 12 5 6 7 0 4 8 9 0 10 17 , 3 1 2 2 18 -> 12 5 6 7 0 4 8 9 0 10 19 , 3 1 2 2 20 -> 12 5 6 7 0 4 8 9 0 10 21 , 22 1 2 2 3 -> 23 5 6 7 0 4 8 9 0 10 9 , 22 1 2 2 2 -> 23 5 6 7 0 4 8 9 0 10 11 , 22 1 2 2 12 -> 23 5 6 7 0 4 8 9 0 10 13 , 22 1 2 2 14 -> 23 5 6 7 0 4 8 9 0 10 15 , 22 1 2 2 16 -> 23 5 6 7 0 4 8 9 0 10 17 , 22 1 2 2 18 -> 23 5 6 7 0 4 8 9 0 10 19 , 22 1 2 2 20 -> 23 5 6 7 0 4 8 9 0 10 21 , 24 1 2 2 3 -> 25 5 6 7 0 4 8 9 0 10 9 , 24 1 2 2 2 -> 25 5 6 7 0 4 8 9 0 10 11 , 24 1 2 2 12 -> 25 5 6 7 0 4 8 9 0 10 13 , 24 1 2 2 14 -> 25 5 6 7 0 4 8 9 0 10 15 , 24 1 2 2 16 -> 25 5 6 7 0 4 8 9 0 10 17 , 24 1 2 2 18 -> 25 5 6 7 0 4 8 9 0 10 19 , 24 1 2 2 20 -> 25 5 6 7 0 4 8 9 0 10 21 , 7 1 2 2 3 -> 26 5 6 7 0 4 8 9 0 10 9 , 7 1 2 2 2 -> 26 5 6 7 0 4 8 9 0 10 11 , 7 1 2 2 12 -> 26 5 6 7 0 4 8 9 0 10 13 , 7 1 2 2 14 -> 26 5 6 7 0 4 8 9 0 10 15 , 7 1 2 2 16 -> 26 5 6 7 0 4 8 9 0 10 17 , 7 1 2 2 18 -> 26 5 6 7 0 4 8 9 0 10 19 , 7 1 2 2 20 -> 26 5 6 7 0 4 8 9 0 10 21 , 9 1 2 2 3 -> 13 5 6 7 0 4 8 9 0 10 9 , 9 1 2 2 2 -> 13 5 6 7 0 4 8 9 0 10 11 , 9 1 2 2 12 -> 13 5 6 7 0 4 8 9 0 10 13 , 9 1 2 2 14 -> 13 5 6 7 0 4 8 9 0 10 15 , 9 1 2 2 16 -> 13 5 6 7 0 4 8 9 0 10 17 , 9 1 2 2 18 -> 13 5 6 7 0 4 8 9 0 10 19 , 9 1 2 2 20 -> 13 5 6 7 0 4 8 9 0 10 21 , 27 1 2 2 3 -> 28 5 6 7 0 4 8 9 0 10 9 , 27 1 2 2 2 -> 28 5 6 7 0 4 8 9 0 10 11 , 27 1 2 2 12 -> 28 5 6 7 0 4 8 9 0 10 13 , 27 1 2 2 14 -> 28 5 6 7 0 4 8 9 0 10 15 , 27 1 2 2 16 -> 28 5 6 7 0 4 8 9 0 10 17 , 27 1 2 2 18 -> 28 5 6 7 0 4 8 9 0 10 19 , 27 1 2 2 20 -> 28 5 6 7 0 4 8 9 0 10 21 ,
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard