details

property	value
status	complete
benchmark	02.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n016.star.cs.uiowa.edu
space	Gebhardt_06

run statistics

property	value
solver	matchbox-2020-06-25
configuration	tc20-std.sh
runtime (wallclock)	7.17866802216 seconds
cpu usage	28.405440655
max memory	7.97696E8

stage attributes

key	value
output-size	5632
starexec-result	YES

output

/export/starexec/sandbox/solver/bin/starexec_run_tc20-std.sh /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files -------------------------------------------------------------------------------- YES ************************************************** summary ************************************************** SRS with 2 rules on 2 letters mirror SRS with 2 rules on 2 letters DP SRS with 5 strict rules and 2 weak rules on 4 letters weights SRS with 2 strict rules and 2 weak rules on 4 letters EDG SRS with 2 strict rules and 2 weak rules on 4 letters Matrix { monotone = Weak, domain = Arctic, shape = Full, bits = 4, dim = 5, solver = Minisatapi, verbose = False, tracing = False} SRS with 1 strict rules and 2 weak rules on 4 letters weights SRS with 0 strict rules and 2 weak rules on 2 letters EDG ************************************************** proof ************************************************** property Termination has value Just True for SRS [0, 0, 0, 0] -> [0, 0, 0, 1] {- Input 0 -} [1, 0, 0, 1] -> [0, 1, 0, 0] {- Input 1 -} reason mirror property Termination has value Just True for SRS [0, 0, 0, 0] -> [1, 0, 0, 0] {- Mirror (Input 0) -} [1, 0, 0, 1] -> [0, 0, 1, 0] {- Mirror (Input 1) -} reason DP property Termination has value Just True for SRS [0, 0, 0, 0] ->= [1, 0, 0, 0] {- DP Nontop (Mirror (Input 0)) -} [1, 0, 0, 1] ->= [0, 0, 1, 0] {- DP Nontop (Mirror (Input 1)) -} [0#, 0, 0, 0] |-> [1#, 0, 0, 0] {- DP (Top 0) (Mirror (Input 0)) -} [1#, 0, 0, 1] |-> [0#] {- DP (Top 3) (Mirror (Input 1)) -} [1#, 0, 0, 1] |-> [0#, 0, 1, 0] {- DP (Top 0) (Mirror (Input 1)) -} [1#, 0, 0, 1] |-> [0#, 1, 0] {- DP (Top 1) (Mirror (Input 1)) -} [1#, 0, 0, 1] |-> [1#, 0] {- DP (Top 2) (Mirror (Input 1)) -} reason (0, 1/6) (1, 1/6) property Termination has value Just True for SRS [0, 0, 0, 0] ->= [1, 0, 0, 0] {- DP Nontop (Mirror (Input 0)) -} [1, 0, 0, 1] ->= [0, 0, 1, 0] {- DP Nontop (Mirror (Input 1)) -} [0#, 0, 0, 0] |-> [1#, 0, 0, 0] {- DP (Top 0) (Mirror (Input 0)) -} [1#, 0, 0, 1] |-> [0#, 0, 1, 0] {- DP (Top 0) (Mirror (Input 1)) -} reason EDG property Termination has value Just True for SRS [0#, 0, 0, 0] |-> [1#, 0, 0, 0] {- DP (Top 0) (Mirror (Input 0)) -} [1#, 0, 0, 1] |-> [0#, 0, 1, 0] {- DP (Top 0) (Mirror (Input 1)) -} [0, 0, 0, 0] ->= [1, 0, 0, 0] {- DP Nontop (Mirror (Input 0)) -} [1, 0, 0, 1] ->= [0, 0, 1, 0] {- DP Nontop (Mirror (Input 1)) -} reason ( 0 , Wk / 10A 10A 15A 15A 15A \ | 10A 10A 15A 15A 15A | | 10A 10A 10A 15A 15A | | 10A 10A 10A 15A 15A | \ 5A 10A 10A 10A 10A / ) ( 1 , Wk / 15A 15A 15A 15A 15A \ | 15A 15A 15A 15A 15A | | 10A 15A 15A 15A 15A | | 10A 10A 10A 10A 15A | \ 10A 10A 10A 10A 15A / ) ( 0# , Wk / 11A 11A 12A 16A 16A \ | 11A 11A 12A 16A 16A | | 11A 11A 12A 16A 16A | | 11A 11A 12A 16A 16A | \ 11A 11A 12A 16A 16A / ) ( 1# , Wk / 15A 15A 15A 16A 20A \ | 15A 15A 15A 16A 20A | | 15A 15A 15A 16A 20A | | 15A 15A 15A 16A 20A | \ 15A 15A 15A 16A 20A / ) property Termination has value Just True for SRS [0#, 0, 0, 0] |-> [1#, 0, 0, 0] {- DP (Top 0) (Mirror (Input 0)) -} [0, 0, 0, 0] ->= [1, 0, 0, 0] {- DP Nontop (Mirror (Input 0)) -} [1, 0, 0, 1] ->= [0, 0, 1, 0] {- DP Nontop (Mirror (Input 1)) -} reason (0#, 1/1) property Termination has value Just True for SRS popout

output may be truncated. 'popout' for the full output.

job log

popout

actions

all output return to SRS Standard