Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #487519918
details
property
value
status
complete
benchmark
z019.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n037.star.cs.uiowa.edu
space
Zantema_04
run statistics
property
value
solver
matchbox-2020-06-25
configuration
tc20-std.sh
runtime (wallclock)
11.9006679058 seconds
cpu usage
46.503863995
max memory
1.133277184E9
stage attributes
key
value
output-size
8328
starexec-result
YES
output
/export/starexec/sandbox2/solver/bin/starexec_run_tc20-std.sh /export/starexec/sandbox2/benchmark/theBenchmark.xml /export/starexec/sandbox2/output/output_files -------------------------------------------------------------------------------- YES ************************************************** summary ************************************************** SRS with 3 rules on 3 letters mirror SRS with 3 rules on 3 letters DP SRS with 8 strict rules and 3 weak rules on 6 letters weights SRS with 6 strict rules and 3 weak rules on 6 letters EDG SRS with 6 strict rules and 3 weak rules on 6 letters Matrix { monotone = Weak, domain = Arctic, shape = Full, bits = 4, dim = 2, solver = Minisatapi, verbose = False, tracing = False} SRS with 3 strict rules and 3 weak rules on 5 letters weights SRS with 2 strict rules and 3 weak rules on 5 letters EDG 2 sub-proofs 1 SRS with 1 strict rules and 3 weak rules on 4 letters Matrix { monotone = Weak, domain = Arctic, shape = Full, bits = 4, dim = 3, solver = Minisatapi, verbose = False, tracing = False} SRS with 0 strict rules and 3 weak rules on 3 letters EDG 2 SRS with 1 strict rules and 3 weak rules on 4 letters Matrix { monotone = Weak, domain = Natural, shape = Full, bits = 5, dim = 2, solver = Minisatapi, verbose = False, tracing = False} SRS with 0 strict rules and 3 weak rules on 3 letters EDG ************************************************** proof ************************************************** property Termination has value Just True for SRS [a, b] -> [b, c, a] {- Input 0 -} [b, c] -> [c, b, b] {- Input 1 -} [c, a] -> [a, c] {- Input 2 -} reason mirror property Termination has value Just True for SRS [b, a] -> [a, c, b] {- Mirror (Input 0) -} [c, b] -> [b, b, c] {- Mirror (Input 1) -} [a, c] -> [c, a] {- Mirror (Input 2) -} reason DP property Termination has value Just True for SRS [b, a] ->= [a, c, b] {- DP Nontop (Mirror (Input 0)) -} [c, b] ->= [b, b, c] {- DP Nontop (Mirror (Input 1)) -} [a, c] ->= [c, a] {- DP Nontop (Mirror (Input 2)) -} [a#, c] |-> [a#] {- DP (Top 1) (Mirror (Input 2)) -} [a#, c] |-> [c#, a] {- DP (Top 0) (Mirror (Input 2)) -} [b#, a] |-> [a#, c, b] {- DP (Top 0) (Mirror (Input 0)) -} [b#, a] |-> [b#] {- DP (Top 2) (Mirror (Input 0)) -} [b#, a] |-> [c#, b] {- DP (Top 1) (Mirror (Input 0)) -} [c#, b] |-> [b#, b, c] {- DP (Top 0) (Mirror (Input 1)) -} [c#, b] |-> [b#, c] {- DP (Top 1) (Mirror (Input 1)) -} [c#, b] |-> [c#] {- DP (Top 2) (Mirror (Input 1)) -} reason (a, 1/2) (a#, 1/2) property Termination has value Just True for SRS [b, a] ->= [a, c, b] {- DP Nontop (Mirror (Input 0)) -} [c, b] ->= [b, b, c] {- DP Nontop (Mirror (Input 1)) -} [a, c] ->= [c, a] {- DP Nontop (Mirror (Input 2)) -} [a#, c] |-> [a#] {- DP (Top 1) (Mirror (Input 2)) -} [a#, c] |-> [c#, a] {- DP (Top 0) (Mirror (Input 2)) -} [b#, a] |-> [a#, c, b] {- DP (Top 0) (Mirror (Input 0)) -} [c#, b] |-> [b#, b, c] {- DP (Top 0) (Mirror (Input 1)) -} [c#, b] |-> [b#, c] {- DP (Top 1) (Mirror (Input 1)) -} [c#, b] |-> [c#] {- DP (Top 2) (Mirror (Input 1)) -} reason EDG property Termination has value Just True for SRS [a#, c] |-> [a#] {- DP (Top 1) (Mirror (Input 2)) -} [a#, c] |-> [c#, a] {- DP (Top 0) (Mirror (Input 2)) -} [c#, b] |-> [c#] {- DP (Top 2) (Mirror (Input 1)) -} [c#, b] |-> [b#, c] {- DP (Top 1) (Mirror (Input 1)) -} [b#, a] |-> [a#, c, b] {- DP (Top 0) (Mirror (Input 0)) -} [c#, b] |-> [b#, b, c] {- DP (Top 0) (Mirror (Input 1)) -} [b, a] ->= [a, c, b] {- DP Nontop (Mirror (Input 0)) -} [c, b] ->= [b, b, c] {- DP Nontop (Mirror (Input 1)) -} [a, c] ->= [c, a] {- DP Nontop (Mirror (Input 2)) -} reason ( b , Wk / 0A 0A \ \ -2A 0A / ) ( a , Wk / 22A 22A \ \ 22A 22A / ) ( c , Wk / 0A 0A \ \ -2A -2A / ) ( a# , Wk / 27A 27A \ \ 27A 27A / ) ( c#
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard