Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #487520106
details
property
value
status
complete
benchmark
z080.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n174.star.cs.uiowa.edu
space
Zantema_04
run statistics
property
value
solver
MultumNonMulta 3.16 29 June 2020 60G
configuration
default
runtime (wallclock)
1.12262487411 seconds
cpu usage
2.931041372
max memory
5.61307648E8
stage attributes
key
value
output-size
8347
starexec-result
YES
output
/export/starexec/sandbox2/solver/bin/starexec_run_default /export/starexec/sandbox2/benchmark/theBenchmark.xml /export/starexec/sandbox2/output/output_files -------------------------------------------------------------------------------- YES After renaming modulo { A->0, b->1, a->2, B->3 }, it remains to prove termination of the 4-rule system { 0 1 -> 1 2 3 0 , 3 2 -> 2 1 0 3 , 0 2 -> , 3 1 -> } Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019]. After renaming modulo { (0,0)->0, (0,1)->1, (1,0)->2, (1,2)->3, (2,3)->4, (3,0)->5, (1,1)->6, (0,2)->7, (1,3)->8, (0,3)->9, (1,5)->10, (0,5)->11, (2,0)->12, (2,1)->13, (3,1)->14, (3,2)->15, (2,2)->16, (3,3)->17, (2,5)->18, (3,5)->19 }, it remains to prove termination of the 80-rule system { 0 1 2 -> 1 3 4 5 0 , 0 1 6 -> 1 3 4 5 1 , 0 1 3 -> 1 3 4 5 7 , 0 1 8 -> 1 3 4 5 9 , 0 1 10 -> 1 3 4 5 11 , 2 1 2 -> 6 3 4 5 0 , 2 1 6 -> 6 3 4 5 1 , 2 1 3 -> 6 3 4 5 7 , 2 1 8 -> 6 3 4 5 9 , 2 1 10 -> 6 3 4 5 11 , 12 1 2 -> 13 3 4 5 0 , 12 1 6 -> 13 3 4 5 1 , 12 1 3 -> 13 3 4 5 7 , 12 1 8 -> 13 3 4 5 9 , 12 1 10 -> 13 3 4 5 11 , 5 1 2 -> 14 3 4 5 0 , 5 1 6 -> 14 3 4 5 1 , 5 1 3 -> 14 3 4 5 7 , 5 1 8 -> 14 3 4 5 9 , 5 1 10 -> 14 3 4 5 11 , 9 15 12 -> 7 13 2 9 5 , 9 15 13 -> 7 13 2 9 14 , 9 15 16 -> 7 13 2 9 15 , 9 15 4 -> 7 13 2 9 17 , 9 15 18 -> 7 13 2 9 19 , 8 15 12 -> 3 13 2 9 5 , 8 15 13 -> 3 13 2 9 14 , 8 15 16 -> 3 13 2 9 15 , 8 15 4 -> 3 13 2 9 17 , 8 15 18 -> 3 13 2 9 19 , 4 15 12 -> 16 13 2 9 5 , 4 15 13 -> 16 13 2 9 14 , 4 15 16 -> 16 13 2 9 15 , 4 15 4 -> 16 13 2 9 17 , 4 15 18 -> 16 13 2 9 19 , 17 15 12 -> 15 13 2 9 5 , 17 15 13 -> 15 13 2 9 14 , 17 15 16 -> 15 13 2 9 15 , 17 15 4 -> 15 13 2 9 17 , 17 15 18 -> 15 13 2 9 19 , 0 7 12 -> 0 , 0 7 13 -> 1 , 0 7 16 -> 7 , 0 7 4 -> 9 , 0 7 18 -> 11 , 2 7 12 -> 2 , 2 7 13 -> 6 , 2 7 16 -> 3 , 2 7 4 -> 8 , 2 7 18 -> 10 , 12 7 12 -> 12 , 12 7 13 -> 13 , 12 7 16 -> 16 , 12 7 4 -> 4 , 12 7 18 -> 18 , 5 7 12 -> 5 , 5 7 13 -> 14 , 5 7 16 -> 15 , 5 7 4 -> 17 , 5 7 18 -> 19 , 9 14 2 -> 0 , 9 14 6 -> 1 , 9 14 3 -> 7 , 9 14 8 -> 9 , 9 14 10 -> 11 , 8 14 2 -> 2 , 8 14 6 -> 6 , 8 14 3 -> 3 , 8 14 8 -> 8 , 8 14 10 -> 10 , 4 14 2 -> 12 , 4 14 6 -> 13 , 4 14 3 -> 16 , 4 14 8 -> 4 , 4 14 10 -> 18 , 17 14 2 -> 5 , 17 14 6 -> 14 , 17 14 3 -> 15 , 17 14 8 -> 17 , 17 14 10 -> 19 }
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard