details

property	value
status	complete
benchmark	ex04.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n045.star.cs.uiowa.edu
space	Zantema_15

run statistics

property	value
solver	AProVE21
configuration	standard
runtime (wallclock)	14.8974421024 seconds
cpu usage	29.306872152
max memory	1.457893376E9

stage attributes

key	value
output-size	1544
starexec-result	NO

output

/export/starexec/sandbox/solver/bin/starexec_run_standard /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files -------------------------------------------------------------------------------- NO proof of /export/starexec/sandbox/benchmark/theBenchmark.xml # AProVE Commit ID: c69e44bd14796315568835c1ffa2502984884775 mhark 20210624 unpublished Termination w.r.t. Q of the given QTRS could be disproven: (0) QTRS (1) NonTerminationProof [COMPLETE, 1367 ms] (2) NO ---------------------------------------- (0) Obligation: Q restricted rewrite system: The TRS R consists of the following rules: a(L(x)) -> L(a(x)) R(a(x)) -> a(R(x)) a(L(L(x))) -> a(L(R(x))) R(R(a(x))) -> L(a(R(a(x)))) Q is empty. ---------------------------------------- (1) NonTerminationProof (COMPLETE) We used the non-termination processor [OPPELT08] to show that the SRS problem is infinite. Found the self-embedding DerivationStructure: "a L R (a)^k R a -> a L R (a)^k+1 R a" a L R (a)^k R a -> a L R (a)^k+1 R a by Overlap u with l (ol4)"R (a)^k R a -> L (a)^k+1 R a by Equivalent"R (a)^k R a -> L (a)^k a R a by Overlapping Derivationstructures"R (a)^k R a -> (a)^k L a R a by Overlap u with r (ol3)"R (a)^k -> (a)^k R by Selfoverlapping OC am2"R a -> a R by original rule (OC 1)"""R R a -> L a R a by original rule (OC 1)"""(a)^k L -> L (a)^k by Selfoverlapping OC am1"a L -> L a by original rule (OC 1)"""""a L L -> a L R by original rule (OC 1)" ---------------------------------------- (2) NO popout

output may be truncated. 'popout' for the full output.

job log

popout

actions

all output return to TRS Standard