Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #516970229
details
property
value
status
complete
benchmark
4840.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n171.star.cs.uiowa.edu
space
ICFP_2010
run statistics
property
value
solver
MnM 3.18b
configuration
default
runtime (wallclock)
2.46342492104 seconds
cpu usage
7.725913264
max memory
1.279934464E9
stage attributes
key
value
output-size
159988
starexec-result
YES
output
/export/starexec/sandbox/solver/bin/starexec_run_default /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files -------------------------------------------------------------------------------- YES After renaming modulo the bijection { 1 ↦ 0, 2 ↦ 1, 0 ↦ 2, 4 ↦ 3, 3 ↦ 4, 5 ↦ 5 }, it remains to prove termination of the 28-rule system { 0 1 2 ⟶ 3 2 4 4 5 3 5 0 3 4 , 0 2 2 3 5 ⟶ 0 3 4 0 4 0 3 5 1 4 , 1 2 4 2 1 ⟶ 4 4 0 1 1 3 5 2 3 4 , 1 0 2 0 2 ⟶ 4 5 3 5 3 4 4 0 0 1 , 4 3 1 2 1 ⟶ 4 5 4 2 4 4 1 5 4 1 , 2 4 5 1 3 2 ⟶ 3 3 2 1 4 1 1 5 4 1 , 0 0 1 2 3 5 ⟶ 4 2 5 3 1 0 2 1 4 4 , 1 0 0 2 0 1 ⟶ 4 3 3 0 4 1 1 1 5 5 , 1 1 2 0 0 0 ⟶ 1 4 3 0 5 1 1 1 5 3 , 1 3 0 2 3 1 ⟶ 0 5 0 4 1 4 3 3 3 2 , 1 3 1 0 0 0 ⟶ 0 4 5 3 4 3 4 0 3 3 , 4 2 0 2 2 1 ⟶ 1 3 1 5 4 5 2 4 4 1 , 4 2 0 0 0 0 ⟶ 4 1 1 3 3 5 1 3 5 0 , 3 0 0 1 2 1 ⟶ 3 2 4 3 3 3 1 4 1 4 , 2 1 0 0 0 0 2 ⟶ 2 0 5 5 4 5 1 5 5 5 , 2 1 3 0 0 0 5 ⟶ 3 3 4 3 4 1 4 2 1 1 , 2 3 1 2 2 3 0 ⟶ 3 1 5 3 0 2 3 4 4 0 , 2 3 4 2 5 3 0 ⟶ 2 4 0 5 4 0 1 5 3 0 , 0 2 5 1 1 2 2 ⟶ 0 5 3 3 4 3 5 3 5 1 , 0 0 4 3 5 2 2 ⟶ 0 4 0 5 4 3 0 3 5 4 , 0 3 4 0 5 2 5 ⟶ 5 2 4 4 1 3 0 4 4 1 , 0 5 2 1 2 5 5 ⟶ 1 5 1 5 3 1 2 2 5 5 , 1 2 0 5 1 2 5 ⟶ 3 4 4 5 5 4 0 4 5 5 , 1 3 2 5 3 0 3 ⟶ 4 3 5 5 0 5 4 5 0 3 , 4 3 0 3 2 3 5 ⟶ 4 1 1 0 4 3 4 4 2 4 , 3 0 2 3 1 2 2 ⟶ 3 1 1 4 0 2 2 4 3 2 , 3 0 2 3 1 2 4 ⟶ 2 3 4 2 2 0 5 3 4 1 , 3 0 0 0 2 0 1 ⟶ 4 4 1 4 4 2 0 5 5 1 } Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019]. After renaming modulo the bijection { (0,0) ↦ 0, (0,1) ↦ 1, (1,2) ↦ 2, (2,0) ↦ 3, (0,3) ↦ 4, (3,2) ↦ 5, (2,4) ↦ 6, (4,4) ↦ 7, (4,5) ↦ 8, (5,3) ↦ 9, (3,5) ↦ 10, (5,0) ↦ 11, (3,4) ↦ 12, (4,0) ↦ 13, (2,1) ↦ 14, (4,1) ↦ 15, (2,2) ↦ 16, (4,2) ↦ 17, (2,3) ↦ 18, (4,3) ↦ 19, (2,5) ↦ 20, (2,7) ↦ 21, (4,7) ↦ 22, (1,0) ↦ 23, (1,3) ↦ 24, (3,0) ↦ 25, (3,3) ↦ 26, (6,0) ↦ 27, (6,3) ↦ 28, (0,2) ↦ 29, (0,4) ↦ 30, (5,1) ↦ 31, (1,4) ↦ 32, (5,2) ↦ 33, (5,4) ↦ 34, (5,5) ↦ 35, (5,7) ↦ 36, (1,1) ↦ 37, (1,5) ↦ 38, (1,7) ↦ 39, (3,1) ↦ 40, (6,1) ↦ 41, (6,4) ↦ 42, (6,2) ↦ 43, (0,5) ↦ 44, (0,7) ↦ 45, (3,7) ↦ 46, (6,5) ↦ 47 }, it remains to prove termination of the 1372-rule system { 0 1 2 3 ⟶ 4 5 6 7 8 9 10 11 4 12 13 , 0 1 2 14 ⟶ 4 5 6 7 8 9 10 11 4 12 15 , 0 1 2 16 ⟶ 4 5 6 7 8 9 10 11 4 12 17 , 0 1 2 18 ⟶ 4 5 6 7 8 9 10 11 4 12 19 , 0 1 2 6 ⟶ 4 5 6 7 8 9 10 11 4 12 7 , 0 1 2 20 ⟶ 4 5 6 7 8 9 10 11 4 12 8 , 0 1 2 21 ⟶ 4 5 6 7 8 9 10 11 4 12 22 , 23 1 2 3 ⟶ 24 5 6 7 8 9 10 11 4 12 13 , 23 1 2 14 ⟶ 24 5 6 7 8 9 10 11 4 12 15 , 23 1 2 16 ⟶ 24 5 6 7 8 9 10 11 4 12 17 , 23 1 2 18 ⟶ 24 5 6 7 8 9 10 11 4 12 19 , 23 1 2 6 ⟶ 24 5 6 7 8 9 10 11 4 12 7 , 23 1 2 20 ⟶ 24 5 6 7 8 9 10 11 4 12 8 , 23 1 2 21 ⟶ 24 5 6 7 8 9 10 11 4 12 22 , 3 1 2 3 ⟶ 18 5 6 7 8 9 10 11 4 12 13 , 3 1 2 14 ⟶ 18 5 6 7 8 9 10 11 4 12 15 , 3 1 2 16 ⟶ 18 5 6 7 8 9 10 11 4 12 17 , 3 1 2 18 ⟶ 18 5 6 7 8 9 10 11 4 12 19 , 3 1 2 6 ⟶ 18 5 6 7 8 9 10 11 4 12 7 , 3 1 2 20 ⟶ 18 5 6 7 8 9 10 11 4 12 8 , 3 1 2 21 ⟶ 18 5 6 7 8 9 10 11 4 12 22 , 25 1 2 3 ⟶ 26 5 6 7 8 9 10 11 4 12 13 , 25 1 2 14 ⟶ 26 5 6 7 8 9 10 11 4 12 15 , 25 1 2 16 ⟶ 26 5 6 7 8 9 10 11 4 12 17 , 25 1 2 18 ⟶ 26 5 6 7 8 9 10 11 4 12 19 , 25 1 2 6 ⟶ 26 5 6 7 8 9 10 11 4 12 7 , 25 1 2 20 ⟶ 26 5 6 7 8 9 10 11 4 12 8 , 25 1 2 21 ⟶ 26 5 6 7 8 9 10 11 4 12 22 , 13 1 2 3 ⟶ 19 5 6 7 8 9 10 11 4 12 13 , 13 1 2 14 ⟶ 19 5 6 7 8 9 10 11 4 12 15 , 13 1 2 16 ⟶ 19 5 6 7 8 9 10 11 4 12 17 , 13 1 2 18 ⟶ 19 5 6 7 8 9 10 11 4 12 19 , 13 1 2 6 ⟶ 19 5 6 7 8 9 10 11 4 12 7 , 13 1 2 20 ⟶ 19 5 6 7 8 9 10 11 4 12 8 , 13 1 2 21 ⟶ 19 5 6 7 8 9 10 11 4 12 22 , 11 1 2 3 ⟶ 9 5 6 7 8 9 10 11 4 12 13 , 11 1 2 14 ⟶ 9 5 6 7 8 9 10 11 4 12 15 , 11 1 2 16 ⟶ 9 5 6 7 8 9 10 11 4 12 17 , 11 1 2 18 ⟶ 9 5 6 7 8 9 10 11 4 12 19 , 11 1 2 6 ⟶ 9 5 6 7 8 9 10 11 4 12 7 , 11 1 2 20 ⟶ 9 5 6 7 8 9 10 11 4 12 8 , 11 1 2 21 ⟶ 9 5 6 7 8 9 10 11 4 12 22 , 27 1 2 3 ⟶ 28 5 6 7 8 9 10 11 4 12 13 , 27 1 2 14 ⟶ 28 5 6 7 8 9 10 11 4 12 15 , 27 1 2 16 ⟶ 28 5 6 7 8 9 10 11 4 12 17 , 27 1 2 18 ⟶ 28 5 6 7 8 9 10 11 4 12 19 , 27 1 2 6 ⟶ 28 5 6 7 8 9 10 11 4 12 7 , 27 1 2 20 ⟶ 28 5 6 7 8 9 10 11 4 12 8 , 27 1 2 21 ⟶ 28 5 6 7 8 9 10 11 4 12 22 , 0 29 16 18 10 11 ⟶ 0 4 12 13 30 13 4 10 31 32 13 , 0 29 16 18 10 31 ⟶ 0 4 12 13 30 13 4 10 31 32 15 , 0 29 16 18 10 33 ⟶ 0 4 12 13 30 13 4 10 31 32 17 , 0 29 16 18 10 9 ⟶ 0 4 12 13 30 13 4 10 31 32 19 , 0 29 16 18 10 34 ⟶ 0 4 12 13 30 13 4 10 31 32 7 , 0 29 16 18 10 35 ⟶ 0 4 12 13 30 13 4 10 31 32 8 , 0 29 16 18 10 36 ⟶ 0 4 12 13 30 13 4 10 31 32 22 , 23 29 16 18 10 11 ⟶ 23 4 12 13 30 13 4 10 31 32 13 ,
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard