Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #516973967
details
property
value
status
complete
benchmark
size-12-alpha-3-num-57.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n059.star.cs.uiowa.edu
space
Waldmann_07_size12
run statistics
property
value
solver
MnM 3.18b
configuration
default
runtime (wallclock)
1.56019496918 seconds
cpu usage
4.426802099
max memory
1.027567616E9
stage attributes
key
value
output-size
5764
starexec-result
YES
output
/export/starexec/sandbox/solver/bin/starexec_run_default /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files -------------------------------------------------------------------------------- YES After renaming modulo the bijection { a ↦ 0, b ↦ 1, c ↦ 2 }, it remains to prove termination of the 3-rule system { 0 ⟶ , 0 0 ⟶ 0 1 0 1 2 0 , 2 1 ⟶ 0 } The system was reversed. After renaming modulo the bijection { 0 ↦ 0, 2 ↦ 1, 1 ↦ 2 }, it remains to prove termination of the 3-rule system { 0 ⟶ , 0 0 ⟶ 0 1 2 0 2 0 , 2 1 ⟶ 0 } Applying the dependency pairs transformation. Here, ↑ marks so-called defined symbols. After renaming modulo the bijection { (0,↑) ↦ 0, (0,↓) ↦ 1, (1,↓) ↦ 2, (2,↓) ↦ 3, (2,↑) ↦ 4 }, it remains to prove termination of the 8-rule system { 0 1 ⟶ 0 2 3 1 3 1 , 0 1 ⟶ 4 1 3 1 , 0 1 ⟶ 0 3 1 , 0 1 ⟶ 4 1 , 4 2 ⟶ 0 , 1 →= , 1 1 →= 1 2 3 1 3 1 , 3 2 →= 1 } Applying sparse tiling TROC(2) [Geser/Hofbauer/Waldmann, FSCD 2019]. After renaming modulo the bijection { (5,0) ↦ 0, (0,1) ↦ 1, (1,1) ↦ 2, (0,2) ↦ 3, (2,3) ↦ 4, (3,1) ↦ 5, (1,3) ↦ 6, (1,2) ↦ 7, (1,6) ↦ 8, (5,4) ↦ 9, (4,1) ↦ 10, (0,3) ↦ 11, (4,2) ↦ 12, (2,1) ↦ 13, (2,2) ↦ 14, (2,6) ↦ 15, (0,6) ↦ 16, (3,2) ↦ 17, (3,3) ↦ 18, (3,6) ↦ 19, (4,3) ↦ 20, (4,6) ↦ 21, (5,1) ↦ 22, (5,2) ↦ 23, (5,3) ↦ 24, (5,6) ↦ 25 }, it remains to prove termination of the 92-rule system { 0 1 2 ⟶ 0 3 4 5 6 5 2 , 0 1 7 ⟶ 0 3 4 5 6 5 7 , 0 1 6 ⟶ 0 3 4 5 6 5 6 , 0 1 8 ⟶ 0 3 4 5 6 5 8 , 0 1 2 ⟶ 9 10 6 5 2 , 0 1 7 ⟶ 9 10 6 5 7 , 0 1 6 ⟶ 9 10 6 5 6 , 0 1 8 ⟶ 9 10 6 5 8 , 0 1 2 ⟶ 0 11 5 2 , 0 1 7 ⟶ 0 11 5 7 , 0 1 6 ⟶ 0 11 5 6 , 0 1 8 ⟶ 0 11 5 8 , 0 1 2 ⟶ 9 10 2 , 0 1 7 ⟶ 9 10 7 , 0 1 6 ⟶ 9 10 6 , 0 1 8 ⟶ 9 10 8 , 9 12 13 ⟶ 0 1 , 9 12 14 ⟶ 0 3 , 9 12 4 ⟶ 0 11 , 9 12 15 ⟶ 0 16 , 1 2 →= 1 , 1 7 →= 3 , 1 6 →= 11 , 1 8 →= 16 , 2 2 →= 2 , 2 7 →= 7 , 2 6 →= 6 , 2 8 →= 8 , 13 2 →= 13 , 13 7 →= 14 , 13 6 →= 4 , 13 8 →= 15 , 5 2 →= 5 , 5 7 →= 17 , 5 6 →= 18 , 5 8 →= 19 , 10 2 →= 10 , 10 7 →= 12 , 10 6 →= 20 , 10 8 →= 21 , 22 2 →= 22 , 22 7 →= 23 , 22 6 →= 24 , 22 8 →= 25 , 1 2 2 →= 1 7 4 5 6 5 2 , 1 2 7 →= 1 7 4 5 6 5 7 , 1 2 6 →= 1 7 4 5 6 5 6 , 1 2 8 →= 1 7 4 5 6 5 8 , 2 2 2 →= 2 7 4 5 6 5 2 , 2 2 7 →= 2 7 4 5 6 5 7 , 2 2 6 →= 2 7 4 5 6 5 6 , 2 2 8 →= 2 7 4 5 6 5 8 , 13 2 2 →= 13 7 4 5 6 5 2 , 13 2 7 →= 13 7 4 5 6 5 7 , 13 2 6 →= 13 7 4 5 6 5 6 , 13 2 8 →= 13 7 4 5 6 5 8 , 5 2 2 →= 5 7 4 5 6 5 2 , 5 2 7 →= 5 7 4 5 6 5 7 , 5 2 6 →= 5 7 4 5 6 5 6 , 5 2 8 →= 5 7 4 5 6 5 8 , 10 2 2 →= 10 7 4 5 6 5 2 ,
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard